← Back to Patent Explorer
US4922140A Expired / Lapsed US ⏱️ 0.0 years remaining

CMOS/NMOS integrated circuit with supply voltage delay variation compensation

Assignee: TDK Micronas GmbH
•
Filing: 1989-03-17
•
Granted: 1990-05-01
•
Expires: 2009-03-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A CMOS/NMOS integrated circuit realizes individual logic circuits with a combination of CMOS and enhancement-mode NMOS devices. The parameters of the CMOS and NMOS devices are selected such that the supply voltage dependency of the CMOS devices is offset by the supply voltage dependency of the NMOS devices. Thus, the propagation delays in the CMOS and NMOS devices, individually a function of supply voltage, remain constant for variations in the supply voltage. The logic circuits include analog-to-digital converters, adders, multipliers, flip flops and ring oscillators. The ring oscillator includes two blocks of inverters. The first block comprises CMOS inverters connected in series; the second block comprises enhancement-mode NMOS inverters connected in series. The output of the first block is connected to the input of the second block, and the output of the second block is connected to the input of the first block, thus forming a "ring" of inverters. Because the supply voltage dependency of the CMOS inverters is offset by the supply voltage dependency of the NMOS inverters, the oscillation frequency of the ring oscillator is independent of the supply voltage.

Inventors

  • 👤 Hans-Jurgen Gahle
  • 👤 Arnold Uhlenhoff

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 20:21
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/133; H03K19/00; H03K19/003; H03K19/00323; H03K3/00; H03K3/02; H03K3/353; H03K3/354; H03K2005/00013; H03K2005/0015; H03K2005/00195

Claims Analysis

Total Claims: 22
Claim 1
Independent Claim 94 words
A CMOS/NMOS integrated circuit for implementing given functions each of which function is implemented with a single basic circuit type with said given function implemented by a first subnumber p of basic circuits required for said function as CMOS basic circuits (C) and a remaining subnumber (q) implemented as enhancement-mode NMOS basic circuits (n) where the subnumber p is selected so that the supply voltage dependence of the propagation delay in the CMOS basic circuits (C) is compensated for by the supply voltage dependence of the propagation delay in the NMOS basic circuits (n).
Claim 2
Dependent Claim 94 words
A CMOS/NMOS integrated circuit for implementing given functions each of which function is implemented with a single basic circuit type with said given function implemented by a first subnumber p of basic circuits required for said function as CMOS basic circuits (C) and a remaining subnumber (q) implemented as enhancement-mode NMOS basic circuits (n) where the subnumber p is selected so that the supply voltage dependence of the propagation delay in the CMOS basic circuits (C) is compensated for by the supply voltage dependence of the propagation delay in the NMOS basic circuits (n).
Claim 3
Dependent Claim 25 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said NMOS device includes a current source that is a depletion-mode transistor employed as a load.
Claim 4
Dependent Claim 17 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is an adder.
Claim 5
Dependent Claim 17 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is a multiplier.
Claim 6
Dependent Claim 17 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is a divider.
Claim 7
Dependent Claim 17 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is a comparator.
Claim 8
Dependent Claim 18 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is a memory element.
Claim 9
Dependent Claim 18 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is a shift register.
Claim 10
Dependent Claim 18 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is an analog-to-digital converter.
Claim 11
Dependent Claim 18 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is a digital-to-analog converter.
Claim 12
Dependent Claim 20 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is a sample and hold cell.
Claim 13
Dependent Claim 17 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is a flip-flop.
Claim 14
Dependent Claim 17 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is an inverter.
Claim 15
Dependent Claim 17 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is a gate.
Claim 16
Dependent Claim 18 words
A CMOS/NMOS integrated circuit according to claim 1, wherein said single basic circuit type is a ring oscillator.
Claim 17
Dependent Claim 77 words
A CMOS/NMOS integrated circuit according to claim 15, wherein said CMOS devices are inverters that are connected in series to form a first block, and said NMOS devices are inverters that are connected in series to form a second block, the output of the first block being connected to the input of the second block, the output of the second block being connected to the input of the first block, whereby a ring of inverters is formed.
Claim 18
Dependent Claim 35 words
A CMOS/NMOS integrated circuit according to claim 16, said ring oscillator further comprising a NOR gate, having an output and one input that are connected between two inverters for interrupting the phase of the oscillator.
Claim 19
Dependent Claim 33 words
A CMOS/NMOS integrated circuit according to claim 16, said ring oscillator further comprising a NAND gate having an output and one input connected between two inverters for interrupting the phase of the oscillator.
Claim 20
Dependent Claim 120 words
A ring oscillator connected to a supply voltage comprising at least two CMOS inverters connected in series to form a first block, and at least two enhancement-mode NMOS inverters connected in series to form a second block, the output of the first block being connected to the input of the second block, the output of the second block being connected to the input of the first block thus forming a ring of inverters, the parameters of each CMOS and NMOS device being selected such that the supply voltage dependency of said NMOS inverter offsets the supply voltage dependency of the CMOS inverters, whereby the propagation delays of said CMOS and NMOS devices remain constant for variations in the supply voltage.
Claim 21
Dependent Claim 120 words
A ring oscillator connected to a supply voltage comprising at least two CMOS inverters connected in series to form a first block, and at least two enhancement-mode NMOS inverters connected in series to form a second block, the output of the first block being connected to the input of the second block, the output of the second block being connected to the input of the first block thus forming a ring of inverters, the parameters of each CMOS and NMOS device being selected such that the supply voltage dependency of said NMOS inverter offsets the supply voltage dependency of the CMOS inverters, whereby the propagation delays of said CMOS and NMOS devices remain constant for variations in the supply voltage.
Claim 22
Dependent Claim 18 words
A ring oscillator according to claim 19, further comprising a means for interrupting the operation of the oscillator.

References Cited (Backward Citations)

US3931588A Cited
US4016434A Cited
US4072910A Cited
US4473762A Cited
US4340867A Cited
US4494021A Cited
JPS6025323A Cited
US4641048A Cited
US4845390A Cited
EP0219291A2 Cited
US4742254A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-04-30 1993-10-30 1994-05-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-04-30 1997-10-30 1998-05-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-04-30 2001-10-30 2002-05-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag