Patent US4943537A successfully refreshed from Google Patents.
US4943537A
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS integrated circuit with reduced susceptibility to PMOS punchthrough
Assignee: Maxim Integrated Products Inc
•
Filing: 1989-06-27
•
Granted: 1990-07-24
•
Expires: 2009-06-27
Abstract
Abstract A CMOS integrated circuit, in which the PMOS devices each include a buried channel region (26). The P+ source/drain regions (54) and (56) are separated from the channel region (26) by N-type lateral field isolating regions (58) and (60). Whenever a voltage negative enough to turn on the channel is applied, the isolating regions will be inverted by the electric fields from the corners of the gate. Thus, the value of the transistor's threshold voltage is not changed. However, these lateral field isolating regions provide an electric field modification which helps to minimize drain-induced barrier lowering, and thereby reduces the leakage current of the device in the off state. Preferably the lateral field isolating regions are formed by a doping which is maximal at the same depth (below the gate oxide) at which the threshold-voltage-adjust doping of the channel is maximal. The preferred CMOS process provides lateral field isolating regions on the PMOS devices, and also provides LDD regions on the NMOS devices. The lateral field isolating regions in the PMOS transistors are formed by a blanket N-type implant, and the LDD regions in the NMOS transistors are formed by a patterned implant. Both of these implanting steps are preferably performed after the polysilicon gate layer is encapsulated (by a thin oxide layer), but before the sidewall oxide spacers (which will define a lateral separation between the gate level and the source/drain implant locations) are formed.
Inventors
- 👤 Thomas E. Harrington, III
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 23:48
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/60; H10D30/637; H10D62/00; H10D62/10; H10D62/113; H10D62/114; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0167; H10D84/02; H10D84/03; H10D84/038; H10D84/80; H10D84/82; H10D84/83; H10D84/8311; H10D84/8312; H10D84/85; H10D84/856; H10D84/859
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
293 words
A method for fabricating a CMOS integrated circuit, comprising the steps of: a. providing a semiconductor body which includes monocrystalline semiconductor well regions near the surface thereof, first ones of said well regions being predominantly doped P-type, and second ones of said well regions being predominantly doped N-type, isolation regions being disposed to prevent conduction between ones of said well regions; b. forming an insulated gate electrode in a predetermined pattern over said semiconductor body, some portions of said insulated gate electrode extending over portions of said first well regions to define NMOS channel regions therein, and other portions of said insulated gate electrode extending over portions of said second well regions to define PMOS channel regions therein; c. introducing donor dopants into both said first and second well regions, to form N-type lateral field isolation regions near the surface of said second well regions adjacent to said PMOS channel regions therein; d. introducing donor dopants into said first well regions only, to form lightly-doped-drain-extension regions near the surface of said first well regions adjacent to said NMOS channel regions therein; e. forming N-type source/drain regions in said first well regions, to form NMOS transistors with said NMOS channel regions, ones of said respective NMOS channel regions being separated from respectively adjacent ones of said N-type source/drain regions by respective ones of said lightly-doped-drain extension regions; and f. forming P-type source/drain regions in said second well regions, to from PMOS transistors with said PMOS channel regions, ones of said respective PMOS channel regions being separated from respectively adjacent ones of said P-type source/drain regions by respective ones of said lateral field isolation regions; wherein said step (c) is performed before said step (f), and said step (d) is performed before said step (e).
Claim 2
Independent Claim
293 words
A method for fabricating a CMOS integrated circuit, comprising the steps of: a. providing a semiconductor body which includes monocrystalline semiconductor well regions near the surface thereof, first ones of said well regions being predominantly doped P-type, and second ones of said well regions being predominantly doped N-type, isolation regions being disposed to prevent conduction between ones of said well regions; b. forming an insulated gate electrode in a predetermined pattern over said semiconductor body, some portions of said insulated gate electrode extending over portions of said first well regions to define NMOS channel regions therein, and other portions of said insulated gate electrode extending over portions of said second well regions to define PMOS channel regions therein; c. introducing donor dopants into both said first and second well regions, to form N-type lateral field isolation regions near the surface of said second well regions adjacent to said PMOS channel regions therein; d. introducing donor dopants into said first well regions only, to form lightly-doped-drain-extension regions near the surface of said first well regions adjacent to said NMOS channel regions therein; e. forming N-type source/drain regions in said first well regions, to form NMOS transistors with said NMOS channel regions, ones of said respective NMOS channel regions being separated from respectively adjacent ones of said N-type source/drain regions by respective ones of said lightly-doped-drain extension regions; and f. forming P-type source/drain regions in said second well regions, to from PMOS transistors with said PMOS channel regions, ones of said respective PMOS channel regions being separated from respectively adjacent ones of said P-type source/drain regions by respective ones of said lateral field isolation regions; wherein said step (c) is performed before said step (f), and said step (d) is performed before said step (e).
Claim 3
Dependent Claim
25 words
The method of claim 1, wherein said step of forming said lateral field isolation regions is performed before said step of forming said lightly-doped-drain-extension regions.
Claim 4
Dependent Claim
22 words
The method of claim 1, wherein said isolation regions comprise a layer of silicon dioxide which is more than 2000 Angstroms thick.
Claim 5
Dependent Claim
28 words
The method of claim 1, wherein said body consists essentially of silicon, and said isolation regions comprise a layer of silicon dioxide is more than 2000 Angstroms thick.
Claim 6
Dependent Claim
36 words
The method of claim 1, wherein said body consists essentially of silicon, and said isolation regions comprise a layer of silicon dioxide which has a thickness greater than the junction depth of any said source/drain regions.
Claim 7
Dependent Claim
42 words
The method of claim 1, further comprising the additional step, prior to said step of forming an insulated gate electrode, of introducing dopants into said second well regions to set the threshold voltages of said PMOS transistors to an approximately predetermined value.
Claim 8
Dependent Claim
36 words
The method of claim 6, wherein said lateral field isolating regions have a peak concentration of N-type dopants at substantially the same depth at which said PMOS channel regions have a peak concentration of acceptor dopants.
Claim 9
Dependent Claim
66 words
The method of claim 6, wherein said lateral field isolating regions have a peak concentration of donor dopants at substantially the same depth at which said PMOS channel regions have a peak concentration of acceptor dopants, and said lightly-doped-drain-extension regions have a peak concentration of donor dopants at substantially the same depth at which said lateral field isolating regions have a peak concentration of donor dopants.
Claim 10
Dependent Claim
62 words
The method of claim 1, further comprising the additional step, prior to said step of forming an insulated gate electrode, of introducing a dosage of acceptor dopants into said second well regions which is sufficient to convert a shallow layer of said second well regions to P-type, and to set the threshold voltages of said PMOS transistors to an approximately predetermined value.
Claim 11
Dependent Claim
71 words
The method of claim 1, further comprising the additional step, prior to said step of forming an insulated gate electrode, of implanting a dosage of acceptor dopants into said second well regions which is sufficient to set the threshold voltages of said PMOS transistors to an approximately predetermined value, said implanting being performed with a stopping distance which is selected to provide a predetermined buried channel depth for said PMOS transistors.
Claim 12
Dependent Claim
30 words
The method of claim 1, wherein said step c of introducing donor dopants is performed by an unmasked implant, which introduces said dopants into both said first and second wells.
Claim 13
Dependent Claim
17 words
The method of claim 1, wherein each said step of introducing dopants is performed by ion implantation.
Claim 14
Dependent Claim
44 words
Th method of claim 1, further comprising the additional step of forming spacer filaments on the sidewalls of said gate electrode, prior to implanting acceptor dopants to form said P-type source/drain regions, and prior to implanting donor dopants to form said N-type source/drain regions.
Claim 15
Dependent Claim
15 words
The method of claim 1, wherein said insulated gate electrode comprises heavily doped N-type polysilicon.
Claim 16
Dependent Claim
28 words
The method of claim 1, wherein said insulated gate electrode comprises polysilicon over a thin gate dielectric layer, and said gate dielectric layer consists essentially of silicon dioxide.
Claim 17
Dependent Claim
17 words
The method of claim 1, wherein said insulated gate electrode comprises polysilicon clad with a metal silicide.
Claim 18
Dependent Claim
21 words
The method of claim 1, wherein said first well regions are formed by introducing acceptor dopants into an N-type semiconductor substrate.
Claim 19
Dependent Claim
21 words
The method of claim 1, wherein said second well regions are formed by introducing donor dopants into a P-type semiconductor substrate.
Claim 20
Dependent Claim
35 words
The method of claim 1, wherein said first well regions are formed by introducing acceptor dopants into a semiconductor substrate, and said second well regions are formed by introducing donor dopants into said semiconductor substrate.
References Cited (Backward Citations)
US3305708A
Cited
US3923553A
Cited
US3996655A
Cited
JPS5222480A
Cited
US4070687A
Cited
US4062699A
Cited
US4143388A
Cited
US4078947A
Cited
US4247860A
Cited
US4142926A
Cited
US4142926B1
Cited
US4205330A
Cited
US4382826A
Cited
US4236167A
Cited
US4173818A
Cited
JPS5526666A
Cited
US4282539A
Cited
US4209349A
Cited
US4402761A
Cited
US4229756A
Cited
US4305201A
Cited
JPS55151363A
Cited
EP0024905A2
Cited
US4514897A
Cited
US4342149A
Cited
JPS57193065A
Cited
EP0071335A2
Cited
USRE32800E
Cited
US4530150A
Cited
US4677735A
Cited
US4577391A
Cited
US4697198A
Cited
US4784968A
Cited
US4675981A
Cited
US4703551A
Cited
US4746624A
Cited
JPS63132483A
Cited
US4906588A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-07-23 | 1994-01-22 | 1994-07-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-07-23 | 1998-01-22 | 1998-07-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-07-23 | 2002-01-22 | 2002-07-24 | $7700.00 | Window Closed / Lapsed |