US4173818A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for fabricating transistor structures having very short effective channels
Assignee: International Business Machines Corp
•
Filing: 1978-05-30
•
Granted: 1979-11-13
•
Expires: 1998-05-30
Abstract
Abstract A method, including a sequence of process steps, for fabricating insulated gate field effect transistors having very short effective channel lengths. In a first version of the method, the source and drain regions of the device are opened in one process step and self-alignment of the source and the drain to the gate is achieved in one masking step. The drain region is then masked and the source side of the channel is implanted to adjust the threshold voltage of the high threshold voltage channel region. In a second version of the method, the source region is opened and self-aligned with the gate prior to the opening of drain region. Implantation to adjust the threshold voltage of the high threshold voltage channel region takes place before the drain region is opened, and then the drain region is opened and self-aligned with the gate in a further masking step. In either version, the threshold voltage is adjustable and the channel length is controlled to be a small value.
Inventors
- 👤 Ernest Bassous
- 👤 Tak H. Ning
- 👤 Carlton M. Osburn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 14:08
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/65; H10D30/01; H10D30/021; H10D30/0221; H10D30/028; H10D30/0281; H10D30/601; H10D30/603; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/299; H10D62/307; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10P30/21; H10P30/212; H10P76/00; H10P76/40
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
370 words
A method for fabricating a transistor structure having a short channel length including controlled high voltage threshold and low voltage threshold regions comprising the steps of: A. forming a first mask having first and second opposed edges over a first area of a body of semiconductor material of one conductivity type, B. ion implanting impurities into said semiconductor material at said edges of said first mask to form field regions, C. growing thermal oxide in said semiconductor material at said edges of said first mask to form field oxide regions, D. removing said first mask and ion implanting impurities of opposite conductivity type into said semiconductor material between said field oxide regions to form a channel region, E. forming a layer of gate oxide over said implanted channel region, F. forming and doping a layer of polysilicon over said layer of gate oxide to form doped polysilicon gate material of opposite conductivity type, G. forming a layer of insulating material over said layer of polysilicon gate material, H. forming a layer of metal over said layer of insulating material, I. forming a layer of photoresist material over said layer of metal, J. using a second mask for defining at least one of a source and drain region and at least one side of a polysilicon gate region, exposing and etching said photoresist, metal, insulating material and polysilicon material to open said at least one of said source and drain regions and to form at least one side of a polysilicon gate, K. ion implanting impurities through said at least one open source and drain regions to form at least one of said transistor source and drain in said body of semiconductor material, said at least one of said source and drain being aligned with said at least one side of said polysilicon gate, L. laterally etching away a predetermined amount of at least one side of said remaining metal layer over at least one side of said channel region, M. and, using said remaining metal layer as a third mask, ion implanting a controlled amount of impurities into one side of said channel region to adjust the threshold voltage of the high threshold voltage channel region for said transistor structure.
Claim 2
Independent Claim
370 words
A method for fabricating a transistor structure having a short channel length including controlled high voltage threshold and low voltage threshold regions comprising the steps of: A. forming a first mask having first and second opposed edges over a first area of a body of semiconductor material of one conductivity type, B. ion implanting impurities into said semiconductor material at said edges of said first mask to form field regions, C. growing thermal oxide in said semiconductor material at said edges of said first mask to form field oxide regions, D. removing said first mask and ion implanting impurities of opposite conductivity type into said semiconductor material between said field oxide regions to form a channel region, E. forming a layer of gate oxide over said implanted channel region, F. forming and doping a layer of polysilicon over said layer of gate oxide to form doped polysilicon gate material of opposite conductivity type, G. forming a layer of insulating material over said layer of polysilicon gate material, H. forming a layer of metal over said layer of insulating material, I. forming a layer of photoresist material over said layer of metal, J. using a second mask for defining at least one of a source and drain region and at least one side of a polysilicon gate region, exposing and etching said photoresist, metal, insulating material and polysilicon material to open said at least one of said source and drain regions and to form at least one side of a polysilicon gate, K. ion implanting impurities through said at least one open source and drain regions to form at least one of said transistor source and drain in said body of semiconductor material, said at least one of said source and drain being aligned with said at least one side of said polysilicon gate, L. laterally etching away a predetermined amount of at least one side of said remaining metal layer over at least one side of said channel region, M. and, using said remaining metal layer as a third mask, ion implanting a controlled amount of impurities into one side of said channel region to adjust the threshold voltage of the high threshold voltage channel region for said transistor structure.
Claim 3
Dependent Claim
130 words
A method according to claim 1 wherein said second mask in step J defines both a source and a drain region and the sides of a central polysilicon gate region, said source region being defined between one of said field oxide regions and one side of said polysilicon gate region and said drain region being defined between the other one of said field oxide regions and said defined polysilicon gate region, wherein said exposing and etching process opens said source and drain regions and forms both sides of a polysilicon gate, wherein said ion implanting step K forms both said source and drain in said body of semiconductor material, and wherein during said etching step L a predetermined amount of both sides of said remaining metal layer is laterally etched.
Claim 4
Dependent Claim
55 words
A method according to claim 2 further including, between step L and step M, the step of disposing a layer of photoresist over the top of the drain side of said structure to form a mask for said ion implantation step M such that only the source side of said channel region is ion implanted,
Claim 5
Dependent Claim
70 words
A method according to claim 3 including the further steps after step M including: N. removing the photoresist layer applied in step M and the remaining metal layer, O. forming a final insulating layer over said structure, P. by conventional lithographic techniques, opening holes in said final insulating layer for source, drain and gate contacts, Q. and forming and delineating a metal layer over said structure by conventional metallization techniques.
Claim 6
Dependent Claim
102 words
A method according to claim 1 wherein said second mask in step J defines a source region and one side of a polysilicon gate region, said source region being defined between one of said field oxide regions and said one side of said defined polysilicon gate region, wherein said exposing and etching process opens said source region and forms one side of a polysilicon gate, wherein said ion implanting step K forms a source in said body of semiconductor material, and wherein during said etching step L, a predetermined amount of the source side of said remaining metal layer is laterally etched.
Claim 7
Dependent Claim
54 words
A method according to claim 5 further including, between step L and step M, the step of removing the remainder of the layer of photoresist formed in step I and removing the open portions of the layer of gate oxide formed in step E and the layer of insulating material formed in step G.
Claim 8
Dependent Claim
62 words
A method according to claim 6 including the further steps after step M including: N. removing the remaining metal layer, O. forming a final insulating layer over said structure, P. by conventional lithographic techniques, opening holes in said final insulating layer for source, drain and gate contacts, Q. and forming and delineating a metal layer over said structure by conventional metallization techniques.
Claim 9
Dependent Claim
26 words
A method according to claim 1 wherein said metal used in step H is tungsten said impurities implanted in steps K and M are boron ions.
Claim 10
Dependent Claim
15 words
A method according to claim 4 wherein said metal used in step Q is aluminum.
Claim 11
Dependent Claim
25 words
A method according to claim 7 wherein said ion implanting step K is boron ion implantation and said metal used in step Q is aluminum.
References Cited (Backward Citations)
US3996657A
Cited
US4033026A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-11-12 | 1983-05-14 | 1983-11-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-11-12 | 1987-05-14 | 1987-11-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-11-12 | 1991-05-14 | 1991-11-13 | $7700.00 | Window Closed / Lapsed |