Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
290 words
A method for producing an MIS field effect transistor exhibiting a short channel length and having source and drain zones contacted by respective electrodes, and an insulating layer overlying an intermediate gate zone provided thereon with a gate-electrode, comprising the steps of: forming by known steps on a semiconductor member laterally spaced source and drain zones of a first conductivity type contacted by respective electrodes, and an insulating layer intermediate the source and drain zones upon which layer is disposed a gate electrode layer, with the source and drain zones extending from the contact surface into the semiconductor member; prior to the mounting of said source and drain electrodes, implanting into the semiconductor member dopant particles of the first conductivity type, utilizing as an implantation mask said insulating layer on said semiconductor member having edges overlapping the source zone and the drain zone, which edges have a beveled or wedge-shaped configuration, and so selecting the implantation energy and the implantation dose of such doping particles that a concentration maximum of the doping particles of the first conductivity type extends underneath the source and drain zones and therefrom obliquely to the substrate surface underneath the wedge-shaped edges of the implantation mask, and the zones formed thereby exhibiting a weaker doping than the source and drain zones per se; and implanting particles of the second conductivity type, utilizing the same implantation mask only in the area of the source zone, and so selecting the implantation energy and implantation dose that a concentration maximum of the doping particles of the second conductivity type extends under the concentration maximum of the doping particles of the first conductivity type and also extends obliquely to the semiconductor surface underneath the wedge-shaped edges of the implantation mask.
Claim 2
Independent Claim
290 words
A method for producing an MIS field effect transistor exhibiting a short channel length and having source and drain zones contacted by respective electrodes, and an insulating layer overlying an intermediate gate zone provided thereon with a gate-electrode, comprising the steps of: forming by known steps on a semiconductor member laterally spaced source and drain zones of a first conductivity type contacted by respective electrodes, and an insulating layer intermediate the source and drain zones upon which layer is disposed a gate electrode layer, with the source and drain zones extending from the contact surface into the semiconductor member; prior to the mounting of said source and drain electrodes, implanting into the semiconductor member dopant particles of the first conductivity type, utilizing as an implantation mask said insulating layer on said semiconductor member having edges overlapping the source zone and the drain zone, which edges have a beveled or wedge-shaped configuration, and so selecting the implantation energy and the implantation dose of such doping particles that a concentration maximum of the doping particles of the first conductivity type extends underneath the source and drain zones and therefrom obliquely to the substrate surface underneath the wedge-shaped edges of the implantation mask, and the zones formed thereby exhibiting a weaker doping than the source and drain zones per se; and implanting particles of the second conductivity type, utilizing the same implantation mask only in the area of the source zone, and so selecting the implantation energy and implantation dose that a concentration maximum of the doping particles of the second conductivity type extends under the concentration maximum of the doping particles of the first conductivity type and also extends obliquely to the semiconductor surface underneath the wedge-shaped edges of the implantation mask.
Claim 3
Dependent Claim
41 words
A method according to claim 1, wherein the insulating layer provided between the electrodes is formed with a wedge-shaped configuration decreasing towards the source zone and a similar edge decreasing towards the drain zone which layer is utilized as implantation mask.
Claim 4
Dependent Claim
70 words
A method according to claim 1, wherein a double layer consisting of said insulating layer and said gate-electrode layer lying thereupon is utilized as implantation mask, with the insulating layer extending across the source-zone and the drain zone and having a thickness less than 0.2 μm, the gate-electrode layer being produced as a layer of polycrystalline silicon having a wedge-shaped edge configuration decreasing towards the source and the drain zones.
Claim 5
Dependent Claim
40 words
A method according to claim 1, wherein the source zone and the drain zone are produced by implantation of arsenic having an acceleration of approximately 100 through keV, utilizing the implantation mask provided for the doping of the other areas.
Claim 6
Dependent Claim
33 words
A method according to claim 1, wherein the source and drain zones are produced by implantation of phosphorus having 20 through 50 keV utilizing the implantation masks provided for producing the additional areas.
Claim 7
Independent Claim
37 words
A method according to claims 1, wherein the particles to be implanted with a concentration maximum extending deeper than the source or drain zones, are implanted with phosphorus at an acceleration energy of 180 through 300 keV.
Claim 8
Dependent Claim
31 words
A method according to claim 1, wherein the doping material particles of the second conductivity type are implanted by a boron implantation having an acceleration energy of 100 through 300 keV.
Claim 9
Dependent Claim
30 words
A method according to claim 1, wherein doped silicon with a doping of 10 13 through 10 14 cm -3 , advantageously of boron, is utilized as the semiconductor member.
Claim 10
Dependent Claim
17 words
A method according to claim 2, wherein the insulating layer is produced as an SiO 2 -layer.
Claim 11
Dependent Claim
22 words
A method according to claim 2, wherein there is disposed on the insulating layer a phosphorus silicate-glass layer form a masking layer.