← Back to Patent Explorer
US4382826A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making MIS-field effect transistor having a short channel length

Assignee: Siemens AG
•
Filing: 1981-03-30
•
Granted: 1983-05-10
•
Expires: 2001-03-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An MIS-field effect transistor comprising a semiconductor member provided with an overlying insulating layer and having a source zone and a drain zone of a first conductivity type provided with respective contacting electrodes, and a gate-electrode layer disposed therebetween, with each of said areas being surrounded by a less heavily doped area of the same conductivity type. At the source side, an additional area abuts the source zone and extends to the semiconductor surface beneath the gate-electrode layer, forming a channel having a very short length. The various dopings having different penetration depths are produced by differential implantation. A windowed mask, having windows with beveled edges at the drain-zone and the source zone, is utilized as an implantation mask, which advantageously is formed by the insulating layer and/or by the gate-electrode layer. Such a field effect transistor is particularly suited for integrated semiconductor circuits due to its high breakdown voltage and high switching speed resulting from the short channel length.

Inventors

  • 👤 Hans-Jorg Pfleiderer
  • 👤 Dietrich Widmann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 12:45
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0221; H10D30/60; H10D30/601; H10D30/603; H10D30/605; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/299; H10D62/307; H10P30/21; H10P30/212; H10D64/00; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/514; H10D64/516; H10D64/517; H10D64/518

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 290 words
A method for producing an MIS field effect transistor exhibiting a short channel length and having source and drain zones contacted by respective electrodes, and an insulating layer overlying an intermediate gate zone provided thereon with a gate-electrode, comprising the steps of: forming by known steps on a semiconductor member laterally spaced source and drain zones of a first conductivity type contacted by respective electrodes, and an insulating layer intermediate the source and drain zones upon which layer is disposed a gate electrode layer, with the source and drain zones extending from the contact surface into the semiconductor member; prior to the mounting of said source and drain electrodes, implanting into the semiconductor member dopant particles of the first conductivity type, utilizing as an implantation mask said insulating layer on said semiconductor member having edges overlapping the source zone and the drain zone, which edges have a beveled or wedge-shaped configuration, and so selecting the implantation energy and the implantation dose of such doping particles that a concentration maximum of the doping particles of the first conductivity type extends underneath the source and drain zones and therefrom obliquely to the substrate surface underneath the wedge-shaped edges of the implantation mask, and the zones formed thereby exhibiting a weaker doping than the source and drain zones per se; and implanting particles of the second conductivity type, utilizing the same implantation mask only in the area of the source zone, and so selecting the implantation energy and implantation dose that a concentration maximum of the doping particles of the second conductivity type extends under the concentration maximum of the doping particles of the first conductivity type and also extends obliquely to the semiconductor surface underneath the wedge-shaped edges of the implantation mask.
Claim 2
Independent Claim 290 words
A method for producing an MIS field effect transistor exhibiting a short channel length and having source and drain zones contacted by respective electrodes, and an insulating layer overlying an intermediate gate zone provided thereon with a gate-electrode, comprising the steps of: forming by known steps on a semiconductor member laterally spaced source and drain zones of a first conductivity type contacted by respective electrodes, and an insulating layer intermediate the source and drain zones upon which layer is disposed a gate electrode layer, with the source and drain zones extending from the contact surface into the semiconductor member; prior to the mounting of said source and drain electrodes, implanting into the semiconductor member dopant particles of the first conductivity type, utilizing as an implantation mask said insulating layer on said semiconductor member having edges overlapping the source zone and the drain zone, which edges have a beveled or wedge-shaped configuration, and so selecting the implantation energy and the implantation dose of such doping particles that a concentration maximum of the doping particles of the first conductivity type extends underneath the source and drain zones and therefrom obliquely to the substrate surface underneath the wedge-shaped edges of the implantation mask, and the zones formed thereby exhibiting a weaker doping than the source and drain zones per se; and implanting particles of the second conductivity type, utilizing the same implantation mask only in the area of the source zone, and so selecting the implantation energy and implantation dose that a concentration maximum of the doping particles of the second conductivity type extends under the concentration maximum of the doping particles of the first conductivity type and also extends obliquely to the semiconductor surface underneath the wedge-shaped edges of the implantation mask.
Claim 3
Dependent Claim 41 words
A method according to claim 1, wherein the insulating layer provided between the electrodes is formed with a wedge-shaped configuration decreasing towards the source zone and a similar edge decreasing towards the drain zone which layer is utilized as implantation mask.
Claim 4
Dependent Claim 70 words
A method according to claim 1, wherein a double layer consisting of said insulating layer and said gate-electrode layer lying thereupon is utilized as implantation mask, with the insulating layer extending across the source-zone and the drain zone and having a thickness less than 0.2 μm, the gate-electrode layer being produced as a layer of polycrystalline silicon having a wedge-shaped edge configuration decreasing towards the source and the drain zones.
Claim 5
Dependent Claim 40 words
A method according to claim 1, wherein the source zone and the drain zone are produced by implantation of arsenic having an acceleration of approximately 100 through keV, utilizing the implantation mask provided for the doping of the other areas.
Claim 6
Dependent Claim 33 words
A method according to claim 1, wherein the source and drain zones are produced by implantation of phosphorus having 20 through 50 keV utilizing the implantation masks provided for producing the additional areas.
Claim 7
Independent Claim 37 words
A method according to claims 1, wherein the particles to be implanted with a concentration maximum extending deeper than the source or drain zones, are implanted with phosphorus at an acceleration energy of 180 through 300 keV.
Claim 8
Dependent Claim 31 words
A method according to claim 1, wherein the doping material particles of the second conductivity type are implanted by a boron implantation having an acceleration energy of 100 through 300 keV.
Claim 9
Dependent Claim 30 words
A method according to claim 1, wherein doped silicon with a doping of 10 13 through 10 14 cm -3 , advantageously of boron, is utilized as the semiconductor member.
Claim 10
Dependent Claim 17 words
A method according to claim 2, wherein the insulating layer is produced as an SiO 2 -layer.
Claim 11
Dependent Claim 22 words
A method according to claim 2, wherein there is disposed on the insulating layer a phosphorus silicate-glass layer form a masking layer.

References Cited (Backward Citations)

US3919007A Cited
US3996655A Cited
US4091405A Cited
US4104085A Cited
US4038107A Cited
US4038107B1 Cited
US4143388A Cited
US4258465A Cited
US4078947A Cited
US4190850A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-05-09 1986-11-08 1987-05-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-05-09 1990-11-08 1991-05-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-05-09 1994-11-08 1995-05-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag