Patent US6970362B1 successfully refreshed from Google Patents.
US6970362B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic assemblies and systems comprising interposer with embedded capacitors
Assignee: Intel Corp
•
Filing: 2000-07-31
•
Granted: 2005-11-29
•
Expires: 2020-07-31
Abstract
Abstract To reduce switching noise, the power supply terminals of an integrated circuit die are coupled to the respective terminals of at least one capacitor embedded in an interposer that lies between the die and a substrate. In an embodiment, the interposer is a multilayer ceramic structure that couples power and signal conductors on the die to corresponding conductors on the substrate. The capacitor is formed of at least one high permittivity layer and in an embodiment comprises several high permittivity layers interleaved with conductive layers. Alternatively, the capacitor can comprise at least one embedded discrete capacitor. Also described are an electronic system, a data processing system, and various methods of manufacture.
Inventors
- 👤 Kishore K. Chakravorty
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:07
CPC Classifications
H; H10; H10W; H10W72/00; H10W44/00; H10W44/601; H05; H05K; H05K1/00; H05K1/02; H05K1/14; H05K1/141; H05K1/16; H05K1/162; H10W72/90; H10W72/941; H10W72/9415; H10W90/00; H10W90/701; H10W90/721; H10W90/724
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
232 words
An interposer to couple a die to a substrate and comprising: a plurality of power and ground vias in a core region of the interposer; a plurality of signal vias in a peripheral region of the interposer; an embedded capacitor having first and second terminals; a first surface including a first plurality of power lands coupled to the first terminal through first ones of the plurality of power vias, and a first plurality of ground lands coupled to the second terminal through first ones of the plurality of ground vias; and a second surface including a second plurality of power lands coupled to the first terminal through second ones of the plurality of power vias, and a second plurality of ground lands coupled to the second terminal through second ones of the plurality of ground vias; wherein the first plurality of power lands and the first plurality of ground lands are positioned to be coupled to corresponding power and ground nodes of the die through controlled collapse chip connect solder bumps; wherein the first surface comprises a first plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the die; and wherein the second surface comprises a second plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the substrate.
Claim 2
Dependent Claim
232 words
An interposer to couple a die to a substrate and comprising: a plurality of power and ground vias in a core region of the interposer; a plurality of signal vias in a peripheral region of the interposer; an embedded capacitor having first and second terminals; a first surface including a first plurality of power lands coupled to the first terminal through first ones of the plurality of power vias, and a first plurality of ground lands coupled to the second terminal through first ones of the plurality of ground vias; and a second surface including a second plurality of power lands coupled to the first terminal through second ones of the plurality of power vias, and a second plurality of ground lands coupled to the second terminal through second ones of the plurality of ground vias; wherein the first plurality of power lands and the first plurality of ground lands are positioned to be coupled to corresponding power and ground nodes of the die through controlled collapse chip connect solder bumps; wherein the first surface comprises a first plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the die; and wherein the second surface comprises a second plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the substrate.
Claim 3
Dependent Claim
34 words
The interposer recited in claim 1 wherein the second plurality of power lands and the second plurality of ground lands are positioned to be coupled to corresponding power and ground nodes of the substrate.
Claim 4
Dependent Claim
16 words
The interposer recited in claim 1 wherein the capacitor comprises at least one high permittivity layer.
Claim 5
Dependent Claim
16 words
The interposer recited in claim 1 wherein the capacitor comprises a plurality of high permittivity layers.
Claim 6
Dependent Claim
15 words
The interposer recited in claim 1 , wherein the interposer comprises a multilayer ceramic structure.
Claim 7
Dependent Claim
22 words
The interposer recited in claim 1 , wherein at least one of the power vias does not go entirely through the interposer.
Claim 8
Dependent Claim
22 words
The interposer recited in claim 1 , wherein at least one of the ground vias does not go entirely through the interposer.
Claim 9
Dependent Claim
20 words
The interposer recited in claim 1 , wherein the plurality of power and ground vias is a relatively large number.
Claim 10
Dependent Claim
35 words
The interposer recited in claim 4 wherein the capacitor comprises a plurality of conductive layers interleaved with the high permittivity layers, such that alternating conductive layers are coupled to the first and second terminals, respectively.
Claim 11
Dependent Claim
303 words
An electronic assembly comprising: a die comprising a first plurality of power nodes and a first plurality of ground nodes; a substrate comprising a second plurality of power nodes and a second plurality of ground nodes; and an interposer coupling the die to the substrate and including a plurality of power and ground vias in a core region of the interposer; a plurality of signal vias in a peripheral region of the interposer; an embedded capacitor having a first terminal and a second terminal; a first surface including a first plurality of power lands coupled to the first terminal through first ones of the plurality of power vias, and a first plurality of ground lands coupled to the second terminal through first ones of the plurality of ground vias; and a second surface including a second plurality of power lands coupled to the first terminal through second ones of the plurality of power vias, and a second plurality of ground lands coupled to the second terminal through second ones of the plurality of ground vias; wherein the first plurality of power lands and the first plurality of ground lands are coupled to the respective first plurality of power nodes and first plurality of ground nodes of the die, and wherein the second plurality of power lands and the second plurality of ground lands are coupled to the respective second plurality of power nodes and second plurality of ground nodes of the substrate; wherein the first surface comprises a first plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the die; and wherein the second surface comprises a second plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the substrate.
Claim 12
Dependent Claim
303 words
An electronic assembly comprising: a die comprising a first plurality of power nodes and a first plurality of ground nodes; a substrate comprising a second plurality of power nodes and a second plurality of ground nodes; and an interposer coupling the die to the substrate and including a plurality of power and ground vias in a core region of the interposer; a plurality of signal vias in a peripheral region of the interposer; an embedded capacitor having a first terminal and a second terminal; a first surface including a first plurality of power lands coupled to the first terminal through first ones of the plurality of power vias, and a first plurality of ground lands coupled to the second terminal through first ones of the plurality of ground vias; and a second surface including a second plurality of power lands coupled to the first terminal through second ones of the plurality of power vias, and a second plurality of ground lands coupled to the second terminal through second ones of the plurality of ground vias; wherein the first plurality of power lands and the first plurality of ground lands are coupled to the respective first plurality of power nodes and first plurality of ground nodes of the die, and wherein the second plurality of power lands and the second plurality of ground lands are coupled to the respective second plurality of power nodes and second plurality of ground nodes of the substrate; wherein the first surface comprises a first plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the die; and wherein the second surface comprises a second plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the substrate.
Claim 13
Dependent Claim
17 words
The electronic assembly recited in claim 10 wherein the capacitor comprises a plurality of high permittivity layers.
Claim 14
Dependent Claim
36 words
The electronic assembly recited in claim 11 wherein the capacitor comprises a plurality of conductive layers interleaved with the high permittivity layers, such that alternating conductive layers are coupled to the first and second terminals, respectively.
Claim 15
Dependent Claim
306 words
An electronic system comprising an electronic assembly comprising: a die comprising a first plurality of power nodes and a first plurality of ground nodes; a substrate comprising a second plurality of power nodes and a second plurality of ground nodes; and an interposer coupling the die to the substrate and including a plurality of power and ground vias in a core region of the interposer; a plurality of signal vias in a peripheral region of the interposer; an embedded capacitor having a first terminal and a second terminal; a first surface including a first plurality of power lands coupled to the first terminal through first ones of the plurality of power vias, and a first plurality of ground lands coupled to the second terminal through first ones of the plurality of ground vias; and a second surface including a second plurality of power lands coupled to the first terminal through second ones of the plurality of power vias, and a second plurality of ground lands coupled to the second terminal through second ones of the plurality of ground vias; wherein the first plurality of power lands and the first plurality of ground lands are coupled to the respective first plurality of power nodes and first plurality of ground nodes of the die; wherein the second plurality of power lands and the second plurality of ground lands are coupled to the respective second plurality of power nodes and second plurality of ground nodes of the substrate; wherein the first surface comprises a first plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the die; and wherein the second surface comprises a second plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the substrate.
Claim 16
Dependent Claim
306 words
An electronic system comprising an electronic assembly comprising: a die comprising a first plurality of power nodes and a first plurality of ground nodes; a substrate comprising a second plurality of power nodes and a second plurality of ground nodes; and an interposer coupling the die to the substrate and including a plurality of power and ground vias in a core region of the interposer; a plurality of signal vias in a peripheral region of the interposer; an embedded capacitor having a first terminal and a second terminal; a first surface including a first plurality of power lands coupled to the first terminal through first ones of the plurality of power vias, and a first plurality of ground lands coupled to the second terminal through first ones of the plurality of ground vias; and a second surface including a second plurality of power lands coupled to the first terminal through second ones of the plurality of power vias, and a second plurality of ground lands coupled to the second terminal through second ones of the plurality of ground vias; wherein the first plurality of power lands and the first plurality of ground lands are coupled to the respective first plurality of power nodes and first plurality of ground nodes of the die; wherein the second plurality of power lands and the second plurality of ground lands are coupled to the respective second plurality of power nodes and second plurality of ground nodes of the substrate; wherein the first surface comprises a first plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the die; and wherein the second surface comprises a second plurality of signal lands coupled to the plurality of signal vias and positioned to be coupled to corresponding signal nodes of the substrate.
Claim 17
Dependent Claim
17 words
The electronic system recited in claim 13 wherein the capacitor comprises a plurality of high permittivity layers.
Claim 18
Dependent Claim
36 words
The electronic system recited in claim 14 wherein the capacitor comprises a plurality of conductive layers interleaved with the high permittivity layers, such that alternating conductive layers are coupled to the first and second terminals, respectively.
Claim 19
Dependent Claim
150 words
An interposer to couple a die to a substrate and comprising: a plurality of power and ground vias in a core region of the interposer; an embedded capacitor having a first terminal and a second terminal; a first surface including a first plurality of power lands coupled to the first terminal through the plurality of power vias, and a first plurality of ground lands coupled to the second terminal through the plurality of ground vias; and a second surface including a second plurality of power lands coupled to the first terminal through the plurality of power vias, and a second plurality of ground lands coupled to the second terminal through the plurality of ground vias; wherein the first plurality of power lands and the first plurality of ground lands are positioned to be coupled to corresponding power and ground nodes of the die through controlled collapse chip connect solder bumps.
Claim 20
Dependent Claim
150 words
An interposer to couple a die to a substrate and comprising: a plurality of power and ground vias in a core region of the interposer; an embedded capacitor having a first terminal and a second terminal; a first surface including a first plurality of power lands coupled to the first terminal through the plurality of power vias, and a first plurality of ground lands coupled to the second terminal through the plurality of ground vias; and a second surface including a second plurality of power lands coupled to the first terminal through the plurality of power vias, and a second plurality of ground lands coupled to the second terminal through the plurality of ground vias; wherein the first plurality of power lands and the first plurality of ground lands are positioned to be coupled to corresponding power and ground nodes of the die through controlled collapse chip connect solder bumps.
Claim 21
Dependent Claim
34 words
The interposer recited in claim 16 wherein the second plurality of power lands and the second plurality of ground lands are positioned to be coupled to corresponding power and ground nodes of the substrate.
Claim 22
Dependent Claim
16 words
The interposer recited in claim 16 wherein the capacitor comprises at least one high permittivity layer.
Claim 23
Dependent Claim
16 words
The interposer recited in claim 16 wherein the capacitor comprises a plurality of high permittivity layers.
Claim 24
Dependent Claim
15 words
The interposer recited in claim 16 , wherein the interposer comprises a multilayer ceramic structure.
Claim 25
Dependent Claim
22 words
The interposer recited in claim 16 , wherein at least one of the power vias does not go entirely through the interposer.
Claim 26
Dependent Claim
22 words
The interposer recited in claim 16 , wherein at least one of the ground vias does not go entirely through the interposer.
Claim 27
Dependent Claim
20 words
The interposer recited in claim 16 , wherein the plurality of power and ground vias is a relatively large number.
Claim 28
Dependent Claim
35 words
The interposer recited in claim 19 wherein the capacitor comprises a plurality of conductive layers interleaved with the high permittivity layers, such that alternating conductive layers are coupled to the first and second terminals, respectively.
References Cited (Backward Citations)
US4567542A
Cited
US4926241A
Cited
EP0359513A2
Cited
US5027253A
Cited
US5060116A
Cited
US5177594A
Cited
US5177670A
Cited
US5281151A
Cited
US5271150A
Cited
US5870274A
Cited
US5840382A
Cited
US5321583A
Cited
US5354955A
Cited
US5377139A
Cited
US5488542A
Cited
EP0656658A1
Cited
JPH07142867A
Cited
US5639989A
Cited
US5469324A
Cited
US5870289A
Cited
JPH08172274A
Cited
US5714801A
Cited
US5818699A
Cited
US5736448A
Cited
US5777345A
Cited
US5691568A
Cited
US5796587A
Cited
WO1997050123A1
Cited
US5745335A
Cited
US5949654A
Cited
US5786630A
Cited
US5929510A
Cited
JPH10163447A
Cited
WO1998039784A1
Cited
US6104599A
Cited
US6088915A
Cited
US5889652A
Cited
US6097611A
Cited
US5991161A
Cited
US5920120A
Cited
US6072690A
Cited
US6075427A
Cited
US5939782A
Cited
US6061228A
Cited
WO2000021133A1
Cited
US6097609A
Cited
US6218729B1
Cited
US6183669B1
Cited
WO2001000573A1
Cited
US6252761B1
Cited
US6446317B1
Cited
US6452776B1
Cited
US6407929B1
Cited
US20040238942A1
Cited
US6532143B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-11-28 | 2009-05-30 | 2009-11-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-11-28 | 2013-05-30 | 2013-11-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-11-28 | 2017-05-30 | 2017-11-29 | $7700.00 | Window Closed / Lapsed |