Patent US6552387B1 successfully refreshed from Google Patents.
US6552387B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
Assignee: Spansion Israel Ltd
•
Filing: 1998-12-14
•
Granted: 2003-04-22
•
Expires: 2018-12-14
Abstract
Abstract An electrically erasable programmable read only memory (EEPROM) having a non conducting charge trapping dielectric, such as silicon nitride, sandwiched between two silicon dioxide layers acting as electrical insulators is disclosed. The invention includes a method of programming, reading and erasing the EEPROM device. The non conducting dielectric layer functions as an electrical charge trapping medium. A conducting gate layer is placed over the upper silicon dioxide layer. The memory device is programmed in the conventional manner, using hot electron programming, by applying programming voltages to the gate and the drain while the source is grounded. Hot electrons are accelerated sufficiently to be injected into the region of the trapping dielectric layer near the drain. The device, however, is read in the opposite direction from which it was written, meaning voltages are applied to the gate and the source while the drain is grounded. Application of relatively low gate voltages combined with reading in the reverse direction greatly reduces the potential across the trapped charge region. This permits much shorter programming times by amplifying the effect of the charge trapped in the localized trapping region. In addition, the memory cell can be erased by applying suitable erase voltages to the gate and the drain so as to cause electrons to be removed from the charge trapping region of the nitride layer. Similar to programming, a narrower charge trapping region enables much faster erase cycles.
Inventors
- 👤 Boaz Eitan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 08:31
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/14; H; H10; H10D; H10D30/00; H10D30/60; H10D30/69; H10D64/00; H10D64/01; H10D64/031; H10D64/037; G11C16/26
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
233 words
A method of programming, reading, and erasing an electrically erasable programmable read only memory (EEPROM) cell, said memory cell having a source and a drain with a channel therebetween and a gate above said channel but separated therefrom by a non conducting charge trapping material sandwiched between first and second silicon dioxide layers, said method comprising: programming in a forward direction by injecting electrical charge into said charge trapping material utilizing hot electron injection for a sufficient time that an amount of electrical charge becomes trapped asymmetrically in a charge trapping region of said charge trapping material close to said drain, said electrical charge being injected until the threshold voltage of said cell reaches a predetermined level when said memory cell is read in a direction opposite from which it was programmed, said amount of charge being small enough to be generally fully erased during an erase operation, said injecting being caused by applying programming voltages to said drain and said gate and grounding said source; reading in said direction opposite from which it was programmed by applying read voltages to said source and said gate and grounding said drain, and subsequently sensing whether or not current flows between said memory cell source and drain; and erasing said memory cell by applying erasing voltages to said gate and said drain so as to cause electrons to be removed from said charge trapping region.
Claim 2
Independent Claim
233 words
A method of programming, reading, and erasing an electrically erasable programmable read only memory (EEPROM) cell, said memory cell having a source and a drain with a channel therebetween and a gate above said channel but separated therefrom by a non conducting charge trapping material sandwiched between first and second silicon dioxide layers, said method comprising: programming in a forward direction by injecting electrical charge into said charge trapping material utilizing hot electron injection for a sufficient time that an amount of electrical charge becomes trapped asymmetrically in a charge trapping region of said charge trapping material close to said drain, said electrical charge being injected until the threshold voltage of said cell reaches a predetermined level when said memory cell is read in a direction opposite from which it was programmed, said amount of charge being small enough to be generally fully erased during an erase operation, said injecting being caused by applying programming voltages to said drain and said gate and grounding said source; reading in said direction opposite from which it was programmed by applying read voltages to said source and said gate and grounding said drain, and subsequently sensing whether or not current flows between said memory cell source and drain; and erasing said memory cell by applying erasing voltages to said gate and said drain so as to cause electrons to be removed from said charge trapping region.
Claim 3
Dependent Claim
69 words
The method according to claim 1 , wherein the gate voltage during said reading is between a gate voltage at which sufficient inversion is generated in said channel whereby an unprogrammed state can be sensed, and a gate voltage at which the voltage across a portion of said channel beneath said charge trapping region formed during said programming is below the voltage applied to said source during said reading.
Claim 4
Independent Claim
247 words
A method of programming, reading, and erasing an electrically erasable programmable read only memory (EEPROM) cell, said memory cell having a source, a drain spaced from said source, a channel between said source and drain, a gate overlying said channel, and a non conducting charge trapping material sandwiched between first and second silicon dioxide layers formed between said gate and said channel, said method comprising: programming in a forward direction by injecting electrical charge into said charge trapping material utilizing hot electron injection for a sufficient time such that an amount of electrical charge becomes trapped asymmetrically in a charge trapping region of said charge trapping material close to said drain, said electrical charge being injected until the threshold voltage of said cell reaches a predetermined level when said memory cell is read in a direction opposite from which it was programmed, said amount of charge being small enough to be generally fully erased during an erase operation, said injecting being caused by applying programming voltages to said drain and said gate and grounding said source; reading in said direction opposite from which it was programmed by applying read voltages to said source and said gate and grounding said drain, and subsequently sensing whether or not current flows between said memory cell source and drain; and erasing said memory cell by applying a selected potential to said gate and said drain so as to cause electrons to be removed from said charge trapping region via said drain.
Claim 5
Independent Claim
247 words
A method of programming, reading, and erasing an electrically erasable programmable read only memory (EEPROM) cell, said memory cell having a source, a drain spaced from said source, a channel between said source and drain, a gate overlying said channel, and a non conducting charge trapping material sandwiched between first and second silicon dioxide layers formed between said gate and said channel, said method comprising: programming in a forward direction by injecting electrical charge into said charge trapping material utilizing hot electron injection for a sufficient time such that an amount of electrical charge becomes trapped asymmetrically in a charge trapping region of said charge trapping material close to said drain, said electrical charge being injected until the threshold voltage of said cell reaches a predetermined level when said memory cell is read in a direction opposite from which it was programmed, said amount of charge being small enough to be generally fully erased during an erase operation, said injecting being caused by applying programming voltages to said drain and said gate and grounding said source; reading in said direction opposite from which it was programmed by applying read voltages to said source and said gate and grounding said drain, and subsequently sensing whether or not current flows between said memory cell source and drain; and erasing said memory cell by applying a selected potential to said gate and said drain so as to cause electrons to be removed from said charge trapping region via said drain.
Claim 6
Dependent Claim
18 words
The method according to claim 3 , wherein the selected potential applied to said gate is ground potential.
Claim 7
Dependent Claim
19 words
The method according to claim 3 , wherein the selected potential applied to said gate is a negative potential.
Claim 8
Independent Claim
383 words
A method of programming, reading, and erasing an electrically erasable programmable read only memory (EEPROM) cell, said memory cell having a semiconducting substrate of a first conductivity type, a first region of a second conductivity type opposite to said first conductivity type formed in said substrate, a second region of a second conductivity type opposite to said first conductivity type formed in said substrate, said second region being spaced from said first region, a channel formed in said substrate between said first region and said section region, a conductive gate overlying said channel, and a non conducting charge trapping material sandwiched between first and second silicon dioxide layers formed between said gate and said channel, said method comprising: programming in a forward direction by: applying a first programming voltage to said gate; applying a second programming voltage to said second region; and coupling said first region to ground; thereby to inject electrical charge into said charge trapping material utilizing hot electron injection for a time sufficient to cause enough electrical charge to become trapped asymmetrically in a charge trapping region of said charge trapping material in close vicinity to said second region such that the threshold voltage of said cell is at least at a predetermined level when said memory cell is read in a direction opposite from which it was programmed, said amount of charge being small enough to be generally fully erased during an erase operation; reading in said direction opposite from which it was programmed by: applying a first read voltage to said gate; applying a second read voltage to said first region; coupling said second region to ground; and sensing whether or not current flows between said memory cell between said first and second regions; wherein said first read voltage is between the voltage at which sufficient inversion is generated in said channel to allow an unprogrammed state to be sensed, and the voltage at which the voltage across a portion of said channel beneath said charge trapping region is below said second read voltage; and erasing said memory cell by: applying a first erase voltage to said gate; and applying a second erase voltage to said second region; wherein said first and second erase voltages are sufficient to cause electrons to be removed from said charge trapping region.
Claim 9
Independent Claim
383 words
A method of programming, reading, and erasing an electrically erasable programmable read only memory (EEPROM) cell, said memory cell having a semiconducting substrate of a first conductivity type, a first region of a second conductivity type opposite to said first conductivity type formed in said substrate, a second region of a second conductivity type opposite to said first conductivity type formed in said substrate, said second region being spaced from said first region, a channel formed in said substrate between said first region and said section region, a conductive gate overlying said channel, and a non conducting charge trapping material sandwiched between first and second silicon dioxide layers formed between said gate and said channel, said method comprising: programming in a forward direction by: applying a first programming voltage to said gate; applying a second programming voltage to said second region; and coupling said first region to ground; thereby to inject electrical charge into said charge trapping material utilizing hot electron injection for a time sufficient to cause enough electrical charge to become trapped asymmetrically in a charge trapping region of said charge trapping material in close vicinity to said second region such that the threshold voltage of said cell is at least at a predetermined level when said memory cell is read in a direction opposite from which it was programmed, said amount of charge being small enough to be generally fully erased during an erase operation; reading in said direction opposite from which it was programmed by: applying a first read voltage to said gate; applying a second read voltage to said first region; coupling said second region to ground; and sensing whether or not current flows between said memory cell between said first and second regions; wherein said first read voltage is between the voltage at which sufficient inversion is generated in said channel to allow an unprogrammed state to be sensed, and the voltage at which the voltage across a portion of said channel beneath said charge trapping region is below said second read voltage; and erasing said memory cell by: applying a first erase voltage to said gate; and applying a second erase voltage to said second region; wherein said first and second erase voltages are sufficient to cause electrons to be removed from said charge trapping region.
Claim 10
Independent Claim
244 words
A method of erasing a non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping, said memory cell comprising a semiconductor substrate of a first conductivity type having formed therein a source region and a drain region each of a second conductivity type opposite said first conductivity type, said memory cell further having formed therein a channel between said source and drain regions, a dielectric overlying said channel, said dielectric including at least a silicon nitride layer for the capture and retention of localized charge in a portion of said silicon nitride layer closest to and above said drain region, a conductive gate overlying said dielectric, and said cell having a charge in a portion of said silicon nitride layer, said method of erasing comprising: placing an amount of charge on said portion of said silicon nitride layer located near said drain region, said step of placing having a first direction, said amount of charge being small enough to be generally fully erased during an erase operation and to be sensible when said cell is read in a direction opposite of said first direction; and during said erase operation, applying a first voltage to said drain region, said first voltage being sufficient to cause generally all of said charge stored in said silicon nitride layer to travel from said silicon nitride layer to said drain region, thereby to remove electrons from said portion of said silicon nitride layer through said drain region.
Claim 11
Independent Claim
244 words
A method of erasing a non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping, said memory cell comprising a semiconductor substrate of a first conductivity type having formed therein a source region and a drain region each of a second conductivity type opposite said first conductivity type, said memory cell further having formed therein a channel between said source and drain regions, a dielectric overlying said channel, said dielectric including at least a silicon nitride layer for the capture and retention of localized charge in a portion of said silicon nitride layer closest to and above said drain region, a conductive gate overlying said dielectric, and said cell having a charge in a portion of said silicon nitride layer, said method of erasing comprising: placing an amount of charge on said portion of said silicon nitride layer located near said drain region, said step of placing having a first direction, said amount of charge being small enough to be generally fully erased during an erase operation and to be sensible when said cell is read in a direction opposite of said first direction; and during said erase operation, applying a first voltage to said drain region, said first voltage being sufficient to cause generally all of said charge stored in said silicon nitride layer to travel from said silicon nitride layer to said drain region, thereby to remove electrons from said portion of said silicon nitride layer through said drain region.
Claim 12
Dependent Claim
27 words
The method of claim 6 wherein said first erase voltage is in a range of 10 to 18 volts and said second erase voltage is ground potential.
Claim 13
Dependent Claim
27 words
The method of claim 6 wherein said first erase voltage is approximately 8 volts or less and said second erase voltage is approximately 6 volts or less.
Claim 14
Dependent Claim
29 words
The method of claim 6 wherein said non conducting charge trapping material and said first and second silicon dioxide layers each have a thickness of 100 angstroms or less.
Claim 15
Dependent Claim
14 words
The method of claim 7 wherein said first voltage is 7 volts or less.
Claim 16
Dependent Claim
23 words
The method of claim 7 including applying a second voltage to said conductive gate, said second voltage being less than said first voltage.
Claim 17
Dependent Claim
23 words
The method of claim 12 wherein said first voltage is 5 volts or less and said second voltage is −8 volts or less.
Claim 18
Dependent Claim
18 words
The method of claim 12 wherein the thickness of said silicon nitride layer is 100 angstroms or less.
Claim 19
Dependent Claim
20 words
The method of claim 12 wherein said second voltage is sufficient to cause an electric field covering said localized charge.
References Cited (Backward Citations)
GB1297899A
Cited
US3895360A
Cited
US4016588A
Cited
US4017888A
Cited
US4151021A
Cited
US4173766A
Cited
US4173791A
Cited
US4257832A
Cited
US4360900A
Cited
US4306353A
Cited
US4342149A
Cited
US4471373A
Cited
US4380057A
Cited
US4521796A
Cited
US4527257A
Cited
US4586163A
Cited
US4769340A
Cited
US4630085A
Cited
GB2157489A
Cited
US4667217A
Cited
US4742491A
Cited
US4847808A
Cited
US5168334A
Cited
US4780424A
Cited
US4870470A
Cited
US5021999A
Cited
US5159570A
Cited
US5434825A
Cited
US4941028A
Cited
US5042009A
Cited
US5293563A
Cited
US5172338A
Cited
US5172338B1
Cited
US5104819A
Cited
US5075245A
Cited
US5394355A
Cited
US5345425A
Cited
US5214303A
Cited
US5424567A
Cited
US5359554A
Cited
US5414693A
Cited
US5305262A
Cited
US5175120A
Cited
US5311049A
Cited
US5349221A
Cited
US5338954A
Cited
US5260593A
Cited
US5455793A
Cited
US5654568A
Cited
US5324675A
Cited
US5295108A
Cited
US5496753A
Cited
US5375094A
Cited
US5426605A
Cited
US5412601A
Cited
US5450341A
Cited
US5450354A
Cited
US5841700A
Cited
US5418743A
Cited
US5422844A
Cited
US5436481A
Cited
US5424978A
Cited
US5393701A
Cited
US5350710A
Cited
US5563823A
Cited
US5477499A
Cited
US5440505A
Cited
US5606523A
Cited
US5592417A
Cited
US5418176A
Cited
US5467308A
Cited
US5726946A
Cited
US5712814A
Cited
US5760445A
Cited
US5973373A
Cited
US5836772A
Cited
US5523251A
Cited
US5599727A
Cited
US5825686A
Cited
US5801076A
Cited
US5518942A
Cited
US5812449A
Cited
US5656513A
Cited
US5553018A
Cited
EP0751560B1
Cited
US6034896A
Cited
US5903031A
Cited
US5751037A
Cited
US5787036A
Cited
US5847441A
Cited
US5886927A
Cited
US5754475A
Cited
US5793079A
Cited
US5768192A
Cited
US5864164A
Cited
US5946558A
Cited
US5870335A
Cited
US6028324A
Cited
US6018186A
Cited
US5963412A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-04-21 | 2006-10-21 | 2007-04-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-04-21 | 2010-10-21 | 2011-04-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-04-21 | 2014-10-21 | 2015-04-22 | $7700.00 | Window Closed / Lapsed |