Patent US6465852B1 successfully refreshed from Google Patents.
US6465852B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Silicon wafer including both bulk and SOI regions and method for forming same on a bulk silicon wafer
Assignee: GlobalFoundries Inc
•
Filing: 2000-08-08
•
Granted: 2002-10-15
•
Expires: 2020-08-08
Abstract
Abstract A silicon substrate comprises a silicon-on-insulator (SOI) portion which includes an insulating silicon dioxide layer beneath a device layer. SOI circuit structures, including SOI field effect transistors, are formed in the device layer. The substrate also comprises a bulk portion. Bulk semiconductor circuit structures are formed in wells in the bulk portion. The bulk circuit structures may be coupled to the SOI circuit structures.
Inventors
- 👤 Dong-Hyuk Ju
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 21:35
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/208; H10P30/209; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6704; H10D30/6706; H10D62/00; H10D62/01; H10D62/021; H10D62/10; H10D62/113; H10D62/115; H10D62/116; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/013; H10D84/02; H10D84/03; H10D84/038; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/061; H10W10/10; H10W10/181; H10D84/0151; H10P30/22; Y; Y10; Y10S; Y10S257/00; Y10S257/901
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
103 words
A semiconductor device comprising: a) a substrate having 1) a silicon-on-insulator region including an insulating layer of buried oxide at least partially separating a thin semiconductor device layer at a top surface of the substrate from a bulk silicon layer, and 2) a bulk region, wherein the bulk silicon layer extends to the top surface of the substrate; and b) a logic circuit comprising an silicon-on-insulator circuit portion formed from silicon-on-insulator devices in the silicon-on-insulator region and a bulk circuit portion formed from bulk semiconductor structures formed in the bulk region; wherein the silicon-on-insulator portion is operatively coupled to the bulk circuit portion.
Claim 2
Dependent Claim
103 words
A semiconductor device comprising: a) a substrate having 1) a silicon-on-insulator region including an insulating layer of buried oxide at least partially separating a thin semiconductor device layer at a top surface of the substrate from a bulk silicon layer, and 2) a bulk region, wherein the bulk silicon layer extends to the top surface of the substrate; and b) a logic circuit comprising an silicon-on-insulator circuit portion formed from silicon-on-insulator devices in the silicon-on-insulator region and a bulk circuit portion formed from bulk semiconductor structures formed in the bulk region; wherein the silicon-on-insulator portion is operatively coupled to the bulk circuit portion.
Claim 3
Dependent Claim
23 words
The device of claim 1 , further including a metal interconnect layer operatively coupling the silicon-on-insulator circuit portion to the bulk circuit portion.
Claim 4
Dependent Claim
45 words
The device of claim 2 , wherein the silicon-on-insulator circuit portion includes silicon-on-insulator field effect transistors and the bulk circuit portion includes bulk field effect transistors, the silicon-on-insulator field effect transistors having a lower capacitance and faster operating speed than the bulk field effect transistors.
Claim 5
Dependent Claim
27 words
The device of claim 3 , wherein the bulk field effect transistors have a larger current flow and generate more heat than the silicon-on-insulator field effect transistors.
Claim 6
Dependent Claim
15 words
The device of claim 4 , wherein the bulk circuit portion includes input/output buffer circuits.
Claim 7
Dependent Claim
16 words
The device of claim 5 , wherein the bulk circuit portion includes electrostatic damage protection circuits.
Claim 8
Dependent Claim
29 words
The device of claim 6 , further including a plurality of connection terminals coupled to at least one of the electrostatic damage protection circuits and the input/output buffer circuits.
Claim 9
Dependent Claim
37 words
The device of claim 7 , wherein the connection terminals include a plurality of controlled collapse chip connection terminals for coupling the logic circuit to at least one of a chip package and a printed circuit board.
Claim 10
Independent Claim
108 words
A method of forming a silicon logic circuit comprising the steps of: a) masking a portion of a top surface of a silicon substrate to form a masked region corresponding to a bulk circuit portion in which a bulk silicon layer of the substrate extends to the top surface of the substrate, and an unmasked region corresponding to at least part of a silicon-on-insulator circuit portion; b) performing an oxygen implant to oxidize the silicon substrate to form an insulating layer of silicon dioxide beneath the unmasked region; and c) forming silicon-on-insulator circuit structures in the silicon-on-insulator circuit portion and bulk circuit structures in the bulk circuit portion.
Claim 11
Independent Claim
108 words
A method of forming a silicon logic circuit comprising the steps of: a) masking a portion of a top surface of a silicon substrate to form a masked region corresponding to a bulk circuit portion in which a bulk silicon layer of the substrate extends to the top surface of the substrate, and an unmasked region corresponding to at least part of a silicon-on-insulator circuit portion; b) performing an oxygen implant to oxidize the silicon substrate to form an insulating layer of silicon dioxide beneath the unmasked region; and c) forming silicon-on-insulator circuit structures in the silicon-on-insulator circuit portion and bulk circuit structures in the bulk circuit portion.
Claim 12
Dependent Claim
23 words
The method of claim 9 , further including forming a metal interconnect layer coupling the silicon-on-insulator circuit structures to the bulk circuit structures.
Claim 13
Dependent Claim
34 words
The method of claim 10 , wherein the step of forming silicon-on-insulator circuit structures includes forming silicon-on-insulator field effect transistors and the step of forming bulk circuit structures includes forming bulk field effect transistors.
Claim 14
Dependent Claim
19 words
The method of claim 11 , wherein the step of forming bulk circuit structures includes forming input/output buffer circuits.
Claim 15
Dependent Claim
20 words
The method of claim 12 , wherein the step of forming bulk circuit structures includes forming electrostatic damage protection circuits.
Claim 16
Dependent Claim
34 words
The method of claim 13 , further including forming a plurality of connection terminals coupled to at least one of the electrostatic damage protection circuits and the connection terminals to the input/output buffer circuits.
Claim 17
Dependent Claim
37 words
The method of claim 14 , wherein the connection terminals include a plurality of controlled collapse chip connection terminals for coupling the logic circuit to at least one of a chip package and a printed circuit board.
Claim 18
Dependent Claim
31 words
The device of claim 3 , wherein at least some of the silicon-on-insulator field effect transistors are operatively coupled to the bulk silicon layer through respective perforations in the insulating layer.
Claim 19
Dependent Claim
36 words
The device of claim 3 , wherein at least some of the bulk field effect transistors include respective bulk wells, wherein parts of the bulk wells are further than the insulating layer from the top surface.
Claim 20
Dependent Claim
22 words
The device of claim 3 , wherein at least some of the silicon-on-insulator field effect transistors are surrounded by respective insulating trenches.
Claim 21
Dependent Claim
41 words
The method of claim 9 , wherein the masking includes masking some of the silicon-on-insulator circuit portion with additional mask elements, and wherein the performing the oxygen implant includes forming the insulating layers with perforations corresponding to the additional mask elements.
Claim 22
Dependent Claim
33 words
The method of claim 19 , wherein the forming the silicon-on-insulator circuit structures includes forming at least some of the silicon-on-insulator circuit structures operatively coupled to the bulk silicon layer via the perforations.
References Cited (Backward Citations)
US4571609A
Cited
US4888300A
Cited
US4682407A
Cited
US4683637A
Cited
US4989057A
Cited
US5324671A
Cited
US5097312A
Cited
EP0480373A2
Cited
US5391503A
Cited
US5543338A
Cited
US5401998A
Cited
US5262346A
Cited
US5825696A
Cited
US5683932A
Cited
US5618345A
Cited
US5466630A
Cited
US5489792A
Cited
US6080603A
Cited
US5620912A
Cited
US5494837A
Cited
US5801397A
Cited
US5702989A
Cited
US5674760A
Cited
US5877046A
Cited
US5963789A
Cited
US5907768A
Cited
US5804856A
Cited
US5894152A
Cited
US5846857A
Cited
US5879975A
Cited
US5976945A
Cited
US5972758A
Cited
US5811855A
Cited
US6004864A
Cited
US6008104A
Cited
US5977579A
Cited
US6066527A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-10-14 | 2006-04-15 | 2006-10-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-10-14 | 2010-04-15 | 2010-10-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-10-14 | 2014-04-15 | 2014-10-15 | $7700.00 | Window Closed / Lapsed |