US5849601A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electro-optical device and method for manufacturing the same
Assignee: Semiconductor Energy Laboratory Co Ltd
•
Filing: 1994-04-22
•
Granted: 1998-12-15
•
Expires: 2014-04-22
Abstract
Abstract An electro-optical device and a method for manufacturing the same are disclosed. The device comprises a pair of substrates and an electro-optical modulating layer (e.g. a liquid crystal layer having sandwiched therebetween, said pair of substrates consisting of a first substrate having provided thereon a plurality of gate wires, a plurality of source (drain) wires, and a pixel matrix comprising thin film transistors, and a second substrate facing the first substrate, wherein, among the peripheral circuits having established on the first substrate and being connected to the matrix wirings for the X direction and the Y direction, only a part of said peripheral circuits is constructed from thin film semiconductor devices fabricated by the same process utilized for an active device, and the rest of the peripheral circuits is constructed from semiconductor chips. The liquid crystal display device according to the present invention is characterized by that the peripheral circuits are not wholly fabricated into thin film transistors, but only those portions having a simple device structure, or those composed of a small number of devices, or those comprising an IC not easily available commercially, or those comprising an expensive integrated circuit, are fabricated by thin film transistors. According to the present invention, an electro-optical device is provided at an increased production yield with a reduced production cost.
Inventors
- 👤 Shunpei Yamazaki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 21:39
CPC Classifications
G; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/1333; G02F1/1345; G02F1/13454; H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6731; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6745; H10D30/6746; H10D86/00; H10D86/01; H10D86/021; H10D86/0221; H10D86/0223; H10D86/40; H10D86/441; H10D86/60; G02F1/13452; G02F1/136; G02F1/1362; G02F1/13624; G02F1/136245; G09; G09G; G09G2310/00; G09G2310/02; G09G2310/0264; G09G2310/0281
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
106 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon over a substrate through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas; crystallizing said amorphous semiconductor layer; forming a gate insulating film on said crystallized semiconductor layer; and forming a channel region of said semiconductor device in at least a portion of the crystallized semiconductor layer, wherein said semiconductor layer contains oxygen at a concentration of 1×10 19 cm -3 or less, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 2
Independent Claim
106 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon over a substrate through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas; crystallizing said amorphous semiconductor layer; forming a gate insulating film on said crystallized semiconductor layer; and forming a channel region of said semiconductor device in at least a portion of the crystallized semiconductor layer, wherein said semiconductor layer contains oxygen at a concentration of 1×10 19 cm -3 or less, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 3
Dependent Claim
27 words
The method of claim 1 wherein said low pressure chemical vapor deposition is performed at a temperature of 100°-200° C. lower than the crystallization temperature of silicon.
Claim 4
Dependent Claim
21 words
The method of claim 1 wherein said step of crystallizing said semiconductor layer is performed at a temperature between 450°-700° C.
Claim 5
Independent Claim
106 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas; crystallizing said amorphous semiconductor layer by heating; forming a gate insulating film on said crystallized semiconductor layer; and forming a channel region in at least a portion of the crystallized semiconductor layer, wherein a concentration of oxygen atoms in said semiconductor layer is 1×10 19 atoms/cm 3 or lower, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 6
Independent Claim
106 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas; crystallizing said amorphous semiconductor layer by heating; forming a gate insulating film on said crystallized semiconductor layer; and forming a channel region in at least a portion of the crystallized semiconductor layer, wherein a concentration of oxygen atoms in said semiconductor layer is 1×10 19 atoms/cm 3 or lower, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 7
Independent Claim
119 words
A method for manufacturing a thin film transistor for switching a pixel of a liquid crystal device, comprising the steps of: forming an amorphous semiconductor layer comprising silicon over a substrate having an insulating surface through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas at a temperature 450° to 550° C.; and crystallizing said amorphous semiconductor layer; and forming a channel region of said thin film transistor in at least a portion of said semiconductor layer, wherein said semiconductor layer contains oxygen at a concentration not higher than 1×10 19 atoms/cm 3 , wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 8
Independent Claim
119 words
A method for manufacturing a thin film transistor for switching a pixel of a liquid crystal device, comprising the steps of: forming an amorphous semiconductor layer comprising silicon over a substrate having an insulating surface through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas at a temperature 450° to 550° C.; and crystallizing said amorphous semiconductor layer; and forming a channel region of said thin film transistor in at least a portion of said semiconductor layer, wherein said semiconductor layer contains oxygen at a concentration not higher than 1×10 19 atoms/cm 3 , wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 9
Dependent Claim
24 words
The method of claim 5 wherein said semiconductor layer contains boron at a concentration in the range of 1×10 15 to 1×10 18 atoms/cm.
Claim 10
Independent Claim
121 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas; crystallizing said amorphous semiconductor layer by heating; and forming a channel region of said semiconductor device in at least a portion of said semiconductor layer, wherein said semiconductor layer after said crystallizing exhibits a Raman peak which is shifted to a lower frequency side from 522 cm -1 and said semiconductor layer contains oxygen at a concentration of 1×10 19 cm -3 or less, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 11
Independent Claim
121 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas; crystallizing said amorphous semiconductor layer by heating; and forming a channel region of said semiconductor device in at least a portion of said semiconductor layer, wherein said semiconductor layer after said crystallizing exhibits a Raman peak which is shifted to a lower frequency side from 522 cm -1 and said semiconductor layer contains oxygen at a concentration of 1×10 19 cm -3 or less, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 12
Dependent Claim
20 words
The method of claim 7 wherein said insulating surface comprises a silicon oxide layer formed by sputtering on a substrate.
Claim 13
Independent Claim
122 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas; crystallizing said amorphous semiconductor layer; and forming a channel region of said semiconductor device in at least a portion of said semiconductor layer, wherein said semiconductor layer after said crystallizing has a grain size in the range of 50-500 Å as calculated by a half-band width of a Raman spectrogram and said semiconductor layer contains oxygen at a concentration 1×10 19 atoms/cm 3 or less, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 14
Independent Claim
122 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas; crystallizing said amorphous semiconductor layer; and forming a channel region of said semiconductor device in at least a portion of said semiconductor layer, wherein said semiconductor layer after said crystallizing has a grain size in the range of 50-500 Å as calculated by a half-band width of a Raman spectrogram and said semiconductor layer contains oxygen at a concentration 1×10 19 atoms/cm 3 or less, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 15
Dependent Claim
17 words
The method of claim 9 wherein said insulating surface comprises a silicon oxide layer formed by sputtering.
Claim 16
Independent Claim
118 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas at a temperature of 450°-550° C. and at a pressure of 30-300 Pa; crystallizing said amorphous semiconductor layer; patterning, after said step of crystallizing, said crystallized semiconductor layer to form a semiconductor island; and forming a gate insulating film on said crystallized semiconductor layer, wherein said semiconductor layer contains oxygen at a concentration not higher than 1×10 19 atoms/cm 3 , wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 17
Independent Claim
118 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface through low pressure chemical vapor deposition utilizing disilane or trisilane as a reactive gas at a temperature of 450°-550° C. and at a pressure of 30-300 Pa; crystallizing said amorphous semiconductor layer; patterning, after said step of crystallizing, said crystallized semiconductor layer to form a semiconductor island; and forming a gate insulating film on said crystallized semiconductor layer, wherein said semiconductor layer contains oxygen at a concentration not higher than 1×10 19 atoms/cm 3 , wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 18
Independent Claim
122 words
A method of manufacturing a semiconductor device having at least a P-channel transistor and an N-channel transistor comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface through LPCVD utilizing disilane or trisilane; crystallizing said amorphous semiconductor film; and forming a channel region in at least a portion of said semiconductor film, wherein boron is added to said semiconductor film in order to control threshold voltage of said P-channel transistor and said N-channel transistor to be approximately the same, wherein said semiconductor layer contains oxygen at a concentration of 1×10 19 cm -3 atoms or lower, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 19
Independent Claim
122 words
A method of manufacturing a semiconductor device having at least a P-channel transistor and an N-channel transistor comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface through LPCVD utilizing disilane or trisilane; crystallizing said amorphous semiconductor film; and forming a channel region in at least a portion of said semiconductor film, wherein boron is added to said semiconductor film in order to control threshold voltage of said P-channel transistor and said N-channel transistor to be approximately the same, wherein said semiconductor layer contains oxygen at a concentration of 1×10 19 cm -3 atoms or lower, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 20
Dependent Claim
15 words
The method of claim 4 wherein said insulating surface comprises silicon oxide formed by sputtering.
Claim 21
Dependent Claim
15 words
The method of claim 5 wherein said insulating surface comprises silicon oxide formed by sputtering.
Claim 22
Dependent Claim
15 words
The method of claim 11 wherein said insulating surface comprises silicon oxide formed by sputtering.
Claim 23
Dependent Claim
15 words
The method of claim 12 wherein said insulating surface comprises silicon oxide formed by sputtering.
Claim 24
Independent Claim
145 words
A method of manufacturing a semiconductor device having at least a P-channel transistor and an N-channel transistor comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface utilizing disilane or trisilane as a reactive gas; crystallizing said amorphous semiconductor film; and forming a channel region in at least a portion of said semiconductor film, wherein said semiconductor layer contains oxygen at a concentration of 1×10 19 cm -3 atoms or lower, wherein a hole mobility is in the range of from 10 to 200 cm 2 /V·sec in said semiconductor layer of said P-channel TFT and an electron mobility is in the range of from 15 to 300 cm 2 /V·sec in said semiconductor layer of said N-channel TFT, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 25
Independent Claim
145 words
A method of manufacturing a semiconductor device having at least a P-channel transistor and an N-channel transistor comprising the steps of: forming an amorphous semiconductor layer comprising silicon on an insulating surface utilizing disilane or trisilane as a reactive gas; crystallizing said amorphous semiconductor film; and forming a channel region in at least a portion of said semiconductor film, wherein said semiconductor layer contains oxygen at a concentration of 1×10 19 cm -3 atoms or lower, wherein a hole mobility is in the range of from 10 to 200 cm 2 /V·sec in said semiconductor layer of said P-channel TFT and an electron mobility is in the range of from 15 to 300 cm 2 /V·sec in said semiconductor layer of said N-channel TFT, wherein said channel region comprises a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween.
Claim 26
Independent Claim
135 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon over a substrate; crystallizing said amorphous semiconductor layer; forming a gate insulating film on said crystallized semiconductor layer; and forming a channel region of said semiconductor device in at least a portion of the crystallized semiconductor layer, said channel region comprising a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween; wherein said semiconductor layer contains oxygen at a concentration of 1×10 19 or less, wherein said semiconductor layer after crystallization has a mobility in the range of 10 to 200 cm 2 /V·sec in the case of a hole mobility and a mobility in the range of 15 to 300 cm 2 /V·sec in the case of an electron mobility.
Claim 27
Independent Claim
135 words
A method for manufacturing a semiconductor device comprising the steps of: forming an amorphous semiconductor layer comprising silicon over a substrate; crystallizing said amorphous semiconductor layer; forming a gate insulating film on said crystallized semiconductor layer; and forming a channel region of said semiconductor device in at least a portion of the crystallized semiconductor layer, said channel region comprising a plurality of crystalline silicon clusters anchored with each other through substantially no grain boundary therebetween; wherein said semiconductor layer contains oxygen at a concentration of 1×10 19 or less, wherein said semiconductor layer after crystallization has a mobility in the range of 10 to 200 cm 2 /V·sec in the case of a hole mobility and a mobility in the range of 15 to 300 cm 2 /V·sec in the case of an electron mobility.
References Cited (Backward Citations)
JPS5511329A
Cited
JPS5529154A
Cited
JPS5550664A
Cited
JPS5550663A
Cited
US4363828A
Cited
US4470060A
Cited
US4438654A
Cited
US4460670A
Cited
JPS5892217A
Cited
US4500388A
Cited
US4565584A
Cited
JPS58155774A
Cited
JPS58155773A
Cited
JPS58161380A
Cited
US4814842A
Cited
US4766477A
Cited
US4591892A
Cited
JPS5935488A
Cited
JPS5935423A
Cited
JPS5972182A
Cited
JPS5972128A
Cited
US5349204A
Cited
JPS59115574A
Cited
US4581476A
Cited
US4584025A
Cited
JPS60245174A
Cited
US4959700A
Cited
JPS60245172A
Cited
US5315132A
Cited
JPS60245173A
Cited
US4693759A
Cited
US5043772A
Cited
US4795679A
Cited
US4760008A
Cited
US4729009A
Cited
US4743567A
Cited
US4885052A
Cited
US5270224A
Cited
JPH01268064A
Cited
US5151689A
Cited
US5236544A
Cited
US5372958A
Cited
US5289300A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-12-14 | 2002-06-15 | 2002-12-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-12-14 | 2006-06-15 | 2006-12-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-12-14 | 2010-06-15 | 2010-12-15 | $7700.00 | Window Closed / Lapsed |