Patent US5633196A successfully refreshed from Google Patents.
US5633196A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming a barrier and landing pad structure in an integrated circuit
Assignee: STMicroelectronics lnc USA
•
Filing: 1994-05-31
•
Granted: 1997-05-27
•
Expires: 2014-05-31
Abstract
Abstract A method is provided for forming an improved landing pad with barrier of a semiconductor integrated circuit, and an integrated circuit formed according to the same. An opening is formed through a first dielectric layer to expose a portion of a diffused region. A landing pad is formed over the first dielectric layer and in the opening. The landing pad preferably comprises a silicide layer disposed over a barrier layer which is disposed over a polysilicon layer. The landing pad will provide for smaller geometries and meet stringent design rules such as that for contact space to gate. The barrier layer, formed as part of the landing pad, will provide for a uniform and high integrity barrier layer between the diffused region and an overlying aluminum contact to prevent junction spiking. A second dielectric having an opening therethrough is formed over the landing pad. A conductive contact, such as aluminum, is formed in the contact opening. The conductive contact will connect with the diffused region through the landing pad. Misalignment of the conductive contact opening may be tolerated without invading design rules.
Inventors
- 👤 Mehdi Zamanian
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 09:21
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0113; H10D89/00; H10D89/60; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/0698; H10W20/40; H10W20/41; H10W20/42; H10W20/435
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
125 words
A method of forming a portion of a semiconductor integrated circuit; comprising the steps of: forming an active region on a substrate; forming a first dielectric layer having a first opening therethrough exposing a portion of the active region; forming a landing pad over the exposed portion of the active region and a portion of the first dielectric layer wherein the landing pad comprises a metal silicide/metal composite bilayer overlying a polysilicon layer; forming a second dielectric layer over the landing pad and a portion of the first dielectric layer, wherein the second dielectric layer has a second opening therethrough exposing a portion of the landing pad; and forming a conductive layer in the second opening and over a portion of the second dielectric layer.
Claim 2
Independent Claim
125 words
A method of forming a portion of a semiconductor integrated circuit; comprising the steps of: forming an active region on a substrate; forming a first dielectric layer having a first opening therethrough exposing a portion of the active region; forming a landing pad over the exposed portion of the active region and a portion of the first dielectric layer wherein the landing pad comprises a metal silicide/metal composite bilayer overlying a polysilicon layer; forming a second dielectric layer over the landing pad and a portion of the first dielectric layer, wherein the second dielectric layer has a second opening therethrough exposing a portion of the landing pad; and forming a conductive layer in the second opening and over a portion of the second dielectric layer.
Claim 3
Dependent Claim
20 words
The method of claim 1, wherein the active region is a shared contact in an upper portion of the substrate.
Claim 4
Dependent Claim
34 words
The method of claim 1, wherein the step of forming a metal silicide/metal composite layer further comprises: forming a refractory metal over the polysilicon; and forming a refractory metal silicide over the refractory metal.
Claim 5
Dependent Claim
35 words
The method of claim 1, wherein the step of forming a metal silicide/metal composite layer further comprises: forming a refractory metal silicide over the polysilicon; and forming a refractory metal over the refractory metal silicide.
Claim 6
Dependent Claim
18 words
The method of claim 1, wherein the landing pad has a thickness of about 1400 to 5,000 angstroms.
Claim 7
Dependent Claim
20 words
The method of claim 1, wherein the metal silicide/metal composite bilayer has a thickness of about 900 to 3000 angstroms.
Claim 8
Dependent Claim
12 words
The method of claim 1, wherein the first dielectric layer comprises oxide.
Claim 9
Dependent Claim
19 words
The method of claim 1, wherein the first dielectric layer has a thickness of about 500 to 2000 angstroms.
Claim 10
Dependent Claim
12 words
The method of claim 1, wherein the second dielectric layer comprises BPSG.
Claim 11
Dependent Claim
19 words
The method of claim 1, wherein the second dielectric layer has a thickness of about 6000 to 12000 angstroms.
Claim 12
Independent Claim
147 words
A method of forming a portion of a semiconductor integrated circuit; comprising the steps of: forming an active region on a substrate; forming a first dielectric layer over the active region; patterning and etching the first dielectric layer to form an opening exposing a portion of the active region; forming a doped polysilicon layer over the exposed portion of the active region; forming a metal/silicide composite layer over the polysilicon layer; patterning and etching the metal/silicide composite layer and polysilicon layer to form a landing pad; forming a second dielectric layer over the metal/silicide composite layer and first dielectric layer not covered by the metal/silicide composite layer and polysilicon layer; patterning and etching the second dielectric layer to form an opening exposing a portion of the metal/silicide composite layer; and forming a conductive layer in the second opening and on a portion of the second dielectric layer.
Claim 13
Independent Claim
147 words
A method of forming a portion of a semiconductor integrated circuit; comprising the steps of: forming an active region on a substrate; forming a first dielectric layer over the active region; patterning and etching the first dielectric layer to form an opening exposing a portion of the active region; forming a doped polysilicon layer over the exposed portion of the active region; forming a metal/silicide composite layer over the polysilicon layer; patterning and etching the metal/silicide composite layer and polysilicon layer to form a landing pad; forming a second dielectric layer over the metal/silicide composite layer and first dielectric layer not covered by the metal/silicide composite layer and polysilicon layer; patterning and etching the second dielectric layer to form an opening exposing a portion of the metal/silicide composite layer; and forming a conductive layer in the second opening and on a portion of the second dielectric layer.
Claim 14
Dependent Claim
35 words
The method of claim 11, wherein the step of forming a metal silicide composite layer further comprises the steps of: forming a refractory metal silicide over a refractory metal or refractory metal compound barrier layer.
Claim 15
Dependent Claim
17 words
The method of claim 12, wherein the refractory metal or refractory metal compound barrier layer comprises titanium.
Claim 16
Dependent Claim
18 words
The method of claim 12, wherein the refractory metal or refractory metal compound barrier layer comprises titanium nitride.
Claim 17
Dependent Claim
24 words
The method of claim 12, wherein the refractory metal or refractory metal compound barrier layer comprises a refractory metal nitride overlying a refractory metal.
Claim 18
Dependent Claim
21 words
The method of claim 15, wherein the refractory metal or refractory metal compound barrier layer comprises a titanium nitride overlying titanium.
Claim 19
Dependent Claim
32 words
The method of claim 11, wherein the step of forming a metal silicide composite layer further comprises the steps of: forming a refractory metal barrier layer over a refractory metal silicide layer.
Claim 20
Dependent Claim
13 words
The method of claim 11, wherein the conductive layer comprises an aluminum alloy.
References Cited (Backward Citations)
US4441247A
Cited
US4810666A
Cited
JPS6226255A
Cited
JPS62136856A
Cited
US5247199A
Cited
US4707457A
Cited
US4789885A
Cited
US5071783A
Cited
US4916397A
Cited
US4822749A
Cited
US4844776A
Cited
US4922311A
Cited
US4868138A
Cited
JPH01304807A
Cited
EP0369336A2
Cited
US5036383A
Cited
US4908332A
Cited
JPH0316220A
Cited
JPH0373531A
Cited
US4984056A
Cited
US5275972A
Cited
US5210429A
Cited
US4997790A
Cited
US5158910A
Cited
EP0499433A2
Cited
JPH04307732A
Cited
US5219789A
Cited
US5110752A
Cited
US5298463A
Cited
US5298792A
Cited
US5229326A
Cited
US5316976A
Cited
US5308795A
Cited
US5359226A
Cited
US5420058A
Cited
US5514622A
Cited
JP3016220U
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-05-26 | 2000-11-25 | 2001-05-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-05-26 | 2004-11-25 | 2005-05-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-05-26 | 2008-11-25 | 2009-05-27 | $7700.00 | Window Closed / Lapsed |