Patent US870771A successfully refreshed from Google Patents.
Patent US5596171A successfully refreshed from Google Patents.
US5596171A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Package for a high frequency semiconductor device and methods for fabricating and connecting the same to an external circuit
Assignee: Individual
•
Filing: 1994-06-07
•
Granted: 1997-01-21
•
Expires: 2014-06-07
Abstract
Abstract A package for a semiconductor die, particularly field effect transistors, operating at very high frequencies includes a base having integrally formed conductor supports. The base and the supports are formed from a thermo-formed or thermo-set plastic material. Metal conductors are plated to the supports and terminate in pads for connecting the die to an external circuit. A die is attached to the base and wires bonded to the package conductor pads. The surface of the die, the bond wires and the surface of the package conductors are substantially coplanar to reduce abrupt changes in the path of signal flow which reduces radiation losses. Package dimensions and conductor proximities and bond wire lengths are precisely located and enhanced to reduce parasitic inductances. When connected to an external circuit, the package is flipped and its lid inserted into a hole in the circuit board. The package conductors rest against the circuit board to the semiconductor device. The manufacture and assembly of the package is reliable and suited to commercial applications.
Inventors
- 👤 James M. Harris
- 👤 Brigitte U. Kiba
- 👤 Porter B. Click, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 00:44
CPC Classifications
H; H10; H10W; H10W76/00; H10W76/10; H10W76/12; H10W76/15; H10W76/157; H10W44/00; H10W44/20; H10W70/00; H10W70/60; H10W70/62; H10W70/65; H10W70/657; H10W70/67; H10W70/68; H10W70/682; H10W72/00; H10W72/01; H10W72/0198; H10W72/071; H10W72/075; H10W72/07551; H10W72/07554; H10W72/50; H10W72/541; H10W72/5445; H10W72/551; H10W72/552; H10W72/5522; H10W90/00; H10W90/701; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
150 words
A package for semiconductor device operating at very high frequencies, the package comprising: (a) a base having a surface for receiving a semiconductor die and a supporting metal conductor, the base being integrally formed from plastic; (b) a low-resistance planar metal conductor on the top surface of the base for electrically connecting the package to a printed circuit board plated to the lead support, the metal conductor formed by plating metal to the base; (c) a semiconductor die attached to the top surface of the base substantially adjacent and electrically bonded with wire to the metal conductor, wherein the bond wires have substantially minimum length to minimize parasitic losses, the bond wires and the conductors lie substantially in the same plane to reduce abrupt changes in physical path of a high frequency signal travelling between the metal conductor and the die; and (d) a lid for covering the semiconductor die.
Claim 2
Dependent Claim
150 words
A package for semiconductor device operating at very high frequencies, the package comprising: (a) a base having a surface for receiving a semiconductor die and a supporting metal conductor, the base being integrally formed from plastic; (b) a low-resistance planar metal conductor on the top surface of the base for electrically connecting the package to a printed circuit board plated to the lead support, the metal conductor formed by plating metal to the base; (c) a semiconductor die attached to the top surface of the base substantially adjacent and electrically bonded with wire to the metal conductor, wherein the bond wires have substantially minimum length to minimize parasitic losses, the bond wires and the conductors lie substantially in the same plane to reduce abrupt changes in physical path of a high frequency signal travelling between the metal conductor and the die; and (d) a lid for covering the semiconductor die.
Claim 3
Dependent Claim
117 words
The package of claim 1 wherein the package is electrically connected to a planar conductor on the surface of a printed circuit board by inserting the lid of the package into a hole formed in the surface of the printed circuit board; the metal conductor extends beyond the lid on the top surface of the base so as to make electrical contact with the conductor on the printed circuit board; and the conductor on the printed circuit board, the conductor of the package, the bond wires and the surface of the die are substantially coplanar to reduce abrupt changes in a physical path of current flow from the conductor on the printed circuit board to the die.
Claim 4
Dependent Claim
23 words
The package of claim 1 wherein the base is fashioned from the plastic material at non-refractory temperatures by punching, machining, molding or cold-forming.
Claim 5
Dependent Claim
37 words
The package of claim 1 wherein the base is formed from poly-ether-imide and the semiconductor die is sufficiently small to withstand mechanical stresses caused by the poly-ether-imide and the semiconductor material having different thermal rates of expansion.
Claim 6
Dependent Claim
42 words
The package of claim 1 further including a dimple in the top surface of the base, wherein the semiconductor die is attached within the dimple to lower the surface of the die so as to be substantially coplanar with the metal conductor.
Claim 7
Dependent Claim
40 words
The package of claim 1 wherein the base of the package is part of an array of a plurality of inter-connected bases of other packages; the array of bases being integrally formed and the packages assembled in an array form.
Claim 8
Dependent Claim
46 words
A package for a high frequency semiconductor device comprising: (a) a platable plastic base having a surface for receiving said high frequency semiconductor device; (b) plating applied to said base having a thickness and width to match the electrical properties of the high frequency semiconductor device.
Claim 9
Dependent Claim
46 words
A package for a high frequency semiconductor device comprising: (a) a platable plastic base having a surface for receiving said high frequency semiconductor device; (b) plating applied to said base having a thickness and width to match the electrical properties of the high frequency semiconductor device.
Claim 10
Dependent Claim
18 words
The package of claim 7 further comprises: (c) a lid attached to said base over said semiconductor device.
Claim 11
Dependent Claim
14 words
The package of claim 8 wherein said semiconductor device is isolated from said lid.
Claim 12
Dependent Claim
17 words
The package of claim 8 wherein said plating comprises a first layer clad onto the plastic base.
Claim 13
Dependent Claim
19 words
The package of claim 10 further comprises at least one additional layer of metal applied by a photographic process.
Claim 14
Dependent Claim
17 words
The package of claim 11 wherein said at least one additional layer is a wire bondable connector.
Claim 15
Dependent Claim
34 words
A package for a high frequency semiconductor device comprising: (a) a platable plastic base for accepting said semiconductor device; (b) plating applied to said plastic base, wherein said plating forms a wire bondable connector.
Claim 16
Dependent Claim
34 words
A package for a high frequency semiconductor device comprising: (a) a platable plastic base for accepting said semiconductor device; (b) plating applied to said plastic base, wherein said plating forms a wire bondable connector.
Claim 17
Dependent Claim
10 words
The package of claim 13 wherein said package is leadless.
Claim 18
Dependent Claim
12 words
The package of claim 13 wherein said wire bondable connector is gold.
References Cited (Backward Citations)
US3517279A
Cited
US3681513A
Cited
US3768157A
Cited
US3836993A
Cited
US3784884A
Cited
US3913040A
Cited
US3936866A
Cited
US3961415A
Cited
US3986196A
Cited
US4150393A
Cited
US4340902A
Cited
US4168507A
Cited
US4788584A
Cited
US4486622A
Cited
US5014159A
Cited
US4739389A
Cited
US4618879A
Cited
US4538124A
Cited
US4839712A
Cited
US4946733A
Cited
US4779338A
Cited
US4737236A
Cited
US4857671A
Cited
US4962415A
Cited
US4922324A
Cited
US4786256A
Cited
US5188984A
Cited
US4891686A
Cited
US5302492A
Cited
US5258647A
Cited
US5313367A
Cited
US5359227A
Cited
US5297333A
Cited
US5349501A
Cited
US5371321A
Cited
US5399902A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-01-21 | 2000-07-22 | 2001-01-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-01-21 | 2004-07-22 | 2005-01-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-01-21 | 2008-07-22 | 2009-01-21 | $7700.00 | Window Closed / Lapsed |