Patent US2784081A successfully refreshed from Google Patents.
Patent US4685050A successfully refreshed from Google Patents.
Patent EP0105682A1 successfully refreshed from Google Patents.
← Back to Patent Explorer
US4839712A Expired / Lapsed US ⏱️ 0.0 years remaining

Compact combiner for semiconductor devices operating in the ultra-high frequency range

Assignee: Thales SA
•
Filing: 1987-04-06
•
Granted: 1989-06-13
•
Expires: 2007-04-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to a compact combiner for ultra-high frequency semiconductor devices, such as negative resistance diodes (Gunn - Impatt). The combiner according to the invention combines on a base: at least one semiconductor pellet or a plurality of semiconductor devices integrated into a single pellet at the center of the base, a first ring of capacitors as located elements, a second dielectric material ring metallized on two opposite planar faces, forming both a second capacitor and part of the encapsulation box of the combiner; and metal tapes ensuring the connections between the active components and the capacitors and simultaneously forming non-located element chokes. A metal cover welded to the outer ring seals the box and supplies the bias. The compact combiner may be used in applications of ultra-high frequency amplifiers and oscillators.

Inventors

  • 👤 Narquise Mamodaly
  • 👤 Alain Bert

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 10:03
CPC Classifications
H; H03; H03B; H03B9/00; H03B9/12; H03B9/14; H03B9/143; H10; H10W; H10W44/00; H10W44/20; H10W90/00; H10W90/701; H10W90/731; H10W90/737

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 231 words
A compact combiner for semiconductor diodes operating in the ultra-high frequency range, and having circular symmetry, comprising: a plurality of parallel connected semiconductor diodes each of which is affixed to a common surface of a metal base, each diode being adjacent at least one other diode, an impedance pre-matching cell associated with each diode, each pre-matching cell being formed by two chokes in series and two capacitors in parallel, each capacitor being connected between a choke and ground, the first capacitor of each impedance pre-matching cell being a discrete element fixed to the base, and the second capacitor, which is common to all the impedance pre-matching cells being formed by a dielectric material ring which is metallized on two opposite planar faces, and which is fixed to the base so that it is concentric to the combiner and encircles said diodes, chokes, and first capacitors, said chokes being parasitic chokes which are formed by metal tapes which are thermally compressed between the chip and the first capacitor for the first choke and between the first and second capacitors for the second choke, and said diodes being located in the center area of the base, and the chokes and first capacitors extending radially from said diodes in a symmetrical configuration wherein the chokes and first capacitors extending from each diode are equidistant from the chokes and first capacitors associated with adjacent diodes.
Claim 2
Dependent Claim 231 words
A compact combiner for semiconductor diodes operating in the ultra-high frequency range, and having circular symmetry, comprising: a plurality of parallel connected semiconductor diodes each of which is affixed to a common surface of a metal base, each diode being adjacent at least one other diode, an impedance pre-matching cell associated with each diode, each pre-matching cell being formed by two chokes in series and two capacitors in parallel, each capacitor being connected between a choke and ground, the first capacitor of each impedance pre-matching cell being a discrete element fixed to the base, and the second capacitor, which is common to all the impedance pre-matching cells being formed by a dielectric material ring which is metallized on two opposite planar faces, and which is fixed to the base so that it is concentric to the combiner and encircles said diodes, chokes, and first capacitors, said chokes being parasitic chokes which are formed by metal tapes which are thermally compressed between the chip and the first capacitor for the first choke and between the first and second capacitors for the second choke, and said diodes being located in the center area of the base, and the chokes and first capacitors extending radially from said diodes in a symmetrical configuration wherein the chokes and first capacitors extending from each diode are equidistant from the chokes and first capacitors associated with adjacent diodes.
Claim 3
Dependent Claim 21 words
A compact combiner according to claim 1, wherein the combiner combines the energy of a plurality of diodes in elementary chips.
Claim 4
Dependent Claim 33 words
A compact combiner according to claim 1, wherein a plurality of diodes is integrated into a single annular chip, the chip having a surface equivalent to the surface of a plurality of diodes.
Claim 5
Dependent Claim 21 words
A compact combiner according to claim 1, wherein ballast resistors are connected between the first capacitors of each impedance matching cell.
Claim 6
Dependent Claim 21 words
A compact combiner according to claim 4, wherein balancing chokes are connected between the first capacitors of each impedance matching cell.
Claim 7
Dependent Claim 20 words
A compact combiner according to claim 3, wherein said plurality of first capacitor is integrated into a single annular capacitor.
Claim 8
Dependent Claim 36 words
A compact combiner according to claim 1, wherein the ring-like capacitor welded to the base forms the encapsulation box of the combiner for receiving a metal cover by which the bias to the combiner is supplied.
Claim 9
Dependent Claim 35 words
A compact combiner according to claim 1, wherein the combiner is produced in integrated form on a semiconductor material chip, the capacitors being MOS capacitors and the chokes being surface metallizations of the monolithic chip.

References Cited (Backward Citations)

US3826953A Cited
US4067040A Cited
US4042952A Cited
FR2377137A1 Cited
US4172261A Cited
EP0001890A1 Cited
US4200880A Cited
US4259684A Cited
EP0104995A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-06-12 1992-12-12 1993-06-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-06-12 1996-12-12 1997-06-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-06-12 2000-12-12 2001-06-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag