US5539341A
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS bus and transmission line driver having programmable edge rate control
Assignee: National Semiconductor Corp
•
Filing: 1993-11-02
•
Granted: 1996-07-23
•
Expires: 2013-11-02
Abstract
Abstract A driver for providing binary signals from a data system to a transmission line and a method of charging and discharging the driver output transistor is disclosed. A preferred embodiment of the driver includes an output transistor having its drain-source circuit connectable between the transmission line and ground. An input stage provides a first charging current to the gate of the output transistor for a first charging time period and a first discharging current for discharging the gate of the output transistor for a first discharging time period. A first falling edge speed-up circuit provides a second charging current to the gate of the output transistor for a second charging time period to charge the voltage level of the gate of the output transistor to approximately its threshold voltage level. A gate charging speed-up circuit provides a third charging current to the gate of the output transistor for a third charging time period beginning when the driver output reaches a low logic level and ending when the voltage level of the gate of the output transistor increases to approximately a first voltage supply level. A rising edge discharge circuit provides a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor.
Inventors
- 👤 James R. Kuo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 08:53
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00369; H03K19/00384; H03K19/01; H03K19/017; H03K19/01707; H03K19/01721; H03K19/0175; H03K19/0185; H03K19/018507; H03K19/018521; H04; H04L; H04L25/00; H04L25/02; H04L25/0264; H04L25/028; H04L25/0298
Claims Analysis
Total Claims: 33
Claim 1
Independent Claim
294 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; a first falling edge speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level; and a rising edge discharge circuit for providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor, the rising edge discharge circuit including first and second series connected transistors coupled between the gate of the output transistor and ground which are switched into simultaneous conducting states for a length of time approximately equal to the second discharging time period in order to conduct the second discharging current.
Claim 2
Dependent Claim
294 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; a first falling edge speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level; and a rising edge discharge circuit for providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor, the rising edge discharge circuit including first and second series connected transistors coupled between the gate of the output transistor and ground which are switched into simultaneous conducting states for a length of time approximately equal to the second discharging time period in order to conduct the second discharging current.
Claim 3
Dependent Claim
277 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; a first falling edge speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level, the first falling edge speed-up circuit including first and second series connected transistors coupled between the first voltage supply level and the gate of the output transistor which are switched into simultaneous conducting states for a length of time approximately equal to the second charging time period in order to conduct the second charging current; and a first temperature and voltage supply compensation circuit coupled to the input stage for adjusting the level of the first charging and discharging currents to compensate for variations in temperature and voltage supply.
Claim 4
Dependent Claim
277 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; a first falling edge speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level, the first falling edge speed-up circuit including first and second series connected transistors coupled between the first voltage supply level and the gate of the output transistor which are switched into simultaneous conducting states for a length of time approximately equal to the second charging time period in order to conduct the second charging current; and a first temperature and voltage supply compensation circuit coupled to the input stage for adjusting the level of the first charging and discharging currents to compensate for variations in temperature and voltage supply.
Claim 5
Dependent Claim
308 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; a first falling edge speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level; and a rising edge discharge circuit for providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor; wherein the first falling edge speed-up circuit includes: first and second series connected p-channel transistors coupled between the first voltage supply and the gate of the output transistor for conducting the second charging current; and a first switching circuit for switching the first and second p-channel transistors into simultaneous conducting states for a length of time approximately equal to the second charging time period.
Claim 6
Dependent Claim
308 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; a first falling edge speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level; and a rising edge discharge circuit for providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor; wherein the first falling edge speed-up circuit includes: first and second series connected p-channel transistors coupled between the first voltage supply and the gate of the output transistor for conducting the second charging current; and a first switching circuit for switching the first and second p-channel transistors into simultaneous conducting states for a length of time approximately equal to the second charging time period.
Claim 7
Dependent Claim
297 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; and a first falling edge speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level; wherein the first falling edge speed-up circuit includes: first and second series connected p-channel transistors coupled between the first voltage supply and the gate of the output transistor for conducting the second charging current; and a first switching circuit for switching the first and second p-channel transistors into simultaneous conducting states for a length of time approximately equal to the second charging time period; wherein the first switching circuit includes: a first current source for charging the gate of the first p-channel transistor in order to switch it out of the conducting state, the first current source having a negative temperature coefficient and a negative voltage supply coefficient.
Claim 8
Dependent Claim
297 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; and a first falling edge speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level; wherein the first falling edge speed-up circuit includes: first and second series connected p-channel transistors coupled between the first voltage supply and the gate of the output transistor for conducting the second charging current; and a first switching circuit for switching the first and second p-channel transistors into simultaneous conducting states for a length of time approximately equal to the second charging time period; wherein the first switching circuit includes: a first current source for charging the gate of the first p-channel transistor in order to switch it out of the conducting state, the first current source having a negative temperature coefficient and a negative voltage supply coefficient.
Claim 9
Dependent Claim
253 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; and a gate charging speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the voltage level of the drain of the output transistor decreases to a low logic level and ending when the voltage level of the gate of the output transistor increases to approximately the first voltage supply level, the gate charging speed-up circuit including first and second series connected transistors coupled between the first voltage supply level and the gate of the output transistor which are switched into simultaneous conducting states for a length of time approximately equal to the second charging time period in order to conduct the second charging current.
Claim 10
Dependent Claim
253 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; and a gate charging speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the voltage level of the drain of the output transistor decreases to a low logic level and ending when the voltage level of the gate of the output transistor increases to approximately the first voltage supply level, the gate charging speed-up circuit including first and second series connected transistors coupled between the first voltage supply level and the gate of the output transistor which are switched into simultaneous conducting states for a length of time approximately equal to the second charging time period in order to conduct the second charging current.
Claim 11
Dependent Claim
41 words
A driver according to claim 5, further comprising: a first temperature and voltage supply compensation circuit coupled to the input stage for adjusting the level of the first charging and discharging currents to compensate for variations in temperature and voltage supply.
Claim 12
Dependent Claim
262 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; and a gate charging speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the voltage level of the drain of the output transistor decreases to a low logic level and ending when the voltage level of the gate of the output transistor increases to approximately the first voltage supply level; wherein the gate charging speed-up circuit includes: first and second series connected p-channel transistors coupled between the first voltage supply and the gate of the output transistor for conducting the second charging current; and a first switching circuit for switching the first and second p-channel transistors into simultaneous conducting states for a length of time approximately equal to the second charging time period.
Claim 13
Dependent Claim
262 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; and a gate charging speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the voltage level of the drain of the output transistor decreases to a low logic level and ending when the voltage level of the gate of the output transistor increases to approximately the first voltage supply level; wherein the gate charging speed-up circuit includes: first and second series connected p-channel transistors coupled between the first voltage supply and the gate of the output transistor for conducting the second charging current; and a first switching circuit for switching the first and second p-channel transistors into simultaneous conducting states for a length of time approximately equal to the second charging time period.
Claim 14
Dependent Claim
63 words
A driver according to claim 7, wherein the first switching circuit comprises: a sensing transistor having its gate coupled to the gate of the output transistor for sensing when the drain of the output transistor decreases to a low logic level, the voltage level of the drain of the sensing transistor being used to switch the second p-channel transistor into the conducting state.
Claim 15
Dependent Claim
241 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; and a rising edge discharge circuit for providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor, the rising edge discharge circuit including first and second series connected transistors coupled between the gate of the output transistor and ground which are switched into simultaneous conducting states for a length of time approximately equal to the second discharging time period in order to conduct the second discharging current.
Claim 16
Dependent Claim
241 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; and a rising edge discharge circuit for providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor, the rising edge discharge circuit including first and second series connected transistors coupled between the gate of the output transistor and ground which are switched into simultaneous conducting states for a length of time approximately equal to the second discharging time period in order to conduct the second discharging current.
Claim 17
Dependent Claim
55 words
A driver according to claim 9, wherein the first and second series connected transistors comprise n-channel transistors and wherein the rising edge discharge circuit further comprises: a first switching circuit for switching the first and second connected transistors into simultaneous conducting states for a length of time approximately equal to the second discharging time period.
Claim 18
Dependent Claim
295 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; and a rising edge discharge circuit for providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor; wherein the rising edge discharge circuit includes: third and fourth series connected n-channel transistors coupled between the gate of the output transistor and ground for conducting the second discharging current; and a first switching circuit for switching the third and fourth n-channel transistors into simultaneous conducting states for a length of time approximately equal to the second discharging time period; wherein the first switching circuit includes: a first current source for discharging the gate of the third n-channel transistor in order to switch it out of the conducting state, the first current source having a negative temperature coefficient and a negative voltage supply coefficient.
Claim 19
Dependent Claim
295 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; and a rising edge discharge circuit for providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor; wherein the rising edge discharge circuit includes: third and fourth series connected n-channel transistors coupled between the gate of the output transistor and ground for conducting the second discharging current; and a first switching circuit for switching the third and fourth n-channel transistors into simultaneous conducting states for a length of time approximately equal to the second discharging time period; wherein the first switching circuit includes: a first current source for discharging the gate of the third n-channel transistor in order to switch it out of the conducting state, the first current source having a negative temperature coefficient and a negative voltage supply coefficient.
Claim 20
Dependent Claim
66 words
A driver according to claim 11, wherein the first current source discharges the gate of the third n-channel transistor from the first voltage supply level down to the threshold level of the third n-channel transistor in an amount of time approximately equal to the second discharging time period, whereby the output transistor and the third n-channel transistor reach their respective threshold levels at the same time.
Claim 21
Dependent Claim
307 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; a first falling edge speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level; a gate charging speed-up circuit for providing a third charging current to the gate of the output transistor for a third charging time period beginning when the voltage level of the drain of the output transistor decreases to a low logic level and ending when the voltage level of the gate of the output transistor increases to approximately the first voltage supply level; and a rising edge discharge circuit for providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor.
Claim 22
Dependent Claim
307 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output transistor having its drain-source circuit connectable between the transmission line and ground, the channel of the output transistor having a width that is greater than its length; an input stage for providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level, the input stage also providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from the first voltage supply level down to ground level; a first falling edge speed-up circuit for providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level; a gate charging speed-up circuit for providing a third charging current to the gate of the output transistor for a third charging time period beginning when the voltage level of the drain of the output transistor decreases to a low logic level and ending when the voltage level of the gate of the output transistor increases to approximately the first voltage supply level; and a rising edge discharge circuit for providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor.
Claim 23
Dependent Claim
41 words
A driver according to claim 13, further comprising: a first temperature and voltage supply compensation circuit coupled to the input stage for adjusting the level of the first charging and discharging currents to compensate for variations in temperature and voltage supply.
Claim 24
Independent Claim
175 words
A method of charging the gate of an output transistor of a driver which provides binary signals from a data system to a transmission line, the method comprising the steps of: providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level; providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level; and providing a third charging current to the gate of the output transistor for a third charging time period beginning when the voltage level of the drain of the output transistor decreases to a low logic level and ending when the voltage level of the gate of the output transistor increases to approximately the first voltage supply level.
Claim 25
Independent Claim
175 words
A method of charging the gate of an output transistor of a driver which provides binary signals from a data system to a transmission line, the method comprising the steps of: providing a first charging current to the gate of the output transistor for a first charging time period during which the voltage level of the gate of the output transistor increases from ground level to a first voltage supply level; providing a second charging current to the gate of the output transistor for a second charging time period beginning when the first charging time period begins and ending when the voltage level of the gate of the output transistor increases to approximately its threshold voltage level; and providing a third charging current to the gate of the output transistor for a third charging time period beginning when the voltage level of the drain of the output transistor decreases to a low logic level and ending when the voltage level of the gate of the output transistor increases to approximately the first voltage supply level.
Claim 26
Dependent Claim
74 words
A method according to claim 15, wherein the step of providing the second charging current is performed with first and second series connected p-channel transistors coupled between the first voltage supply and the gate of the output transistor for conducting the second charging current and a first switching circuit for switching the first and second p-channel transistors into simultaneous conducting states for a length of time approximately equal to the second charging time period.
Claim 27
Dependent Claim
74 words
A method according to claim 15, wherein the step of providing the third charging current is performed with third and fourth series connected p-channel transistors coupled between the first voltage supply and the gate of the output transistor for conducting the third charging current and a second switching circuit for switching the third and fourth p-channel transistors into simultaneous conducting states for a length of time approximately equal to the third charging time period.
Claim 28
Independent Claim
155 words
A method of discharging the gate of an output transistor of a driver which provides binary signals from a data system to a transmission line, the method comprising the steps of: providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from a first voltage supply level down to ground level; and providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor, the second discharging current being conducted by first and second series connected transistors which are switched into simultaneous conducting states for a length of time approximately equal to the second discharging time period.
Claim 29
Independent Claim
155 words
A method of discharging the gate of an output transistor of a driver which provides binary signals from a data system to a transmission line, the method comprising the steps of: providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from a first voltage supply level down to ground level; and providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor, the second discharging current being conducted by first and second series connected transistors which are switched into simultaneous conducting states for a length of time approximately equal to the second discharging time period.
Claim 30
Dependent Claim
66 words
A method according to claim 18, wherein the first and second series connected transistors are n-channel transistors that are coupled between the gate of the output transistor and ground for conducting the second discharging current and wherein a first switching circuit switches the first and second series connected transistors into simultaneous conducting states for a length of time approximately equal to the second discharging time period.
Claim 31
Independent Claim
231 words
A method of discharging the gate of an output transistor of a driver which provides binary signals from a data system to a transmission line, the method comprising the steps of: providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from a first voltage supply level down to ground level; and providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor; wherein the step of providing the second discharging current is performed with third and fourth series connected n-channel transistors coupled between the gate of the output transistor and ground for conducting the second discharging current and a first switching circuit for switching the third and fourth n-channel transistors into simultaneous conducting states for a length of time approximately equal to the second discharging time period; wherein the first switching circuit includes: a first current source for discharging the gate of the third n-channel transistor in order to switch it out of the conducting state, the first current source having a negative temperature coefficient and a negative voltage supply coefficient.
Claim 32
Independent Claim
231 words
A method of discharging the gate of an output transistor of a driver which provides binary signals from a data system to a transmission line, the method comprising the steps of: providing a first discharging current for discharging the gate of the output transistor for a first discharging time period during which the voltage of the gate of the output transistor decreases from a first voltage supply level down to ground level; and providing a second discharging current for discharging the gate of the output transistor for a second discharging time period during which the voltage level of the gate of the output transistor decreases from the first voltage supply level down to approximately the threshold voltage level of the output transistor; wherein the step of providing the second discharging current is performed with third and fourth series connected n-channel transistors coupled between the gate of the output transistor and ground for conducting the second discharging current and a first switching circuit for switching the third and fourth n-channel transistors into simultaneous conducting states for a length of time approximately equal to the second discharging time period; wherein the first switching circuit includes: a first current source for discharging the gate of the third n-channel transistor in order to switch it out of the conducting state, the first current source having a negative temperature coefficient and a negative voltage supply coefficient.
Claim 33
Dependent Claim
66 words
A method according to claim 20, wherein the first current source discharges the gate of the third n-channel transistor from the first voltage supply level down to the threshold level of the third n-channel transistor in an amount of time approximately equal to the second discharging time period, whereby the output transistor and the third n-channel transistor reach their respective threshold levels at the same time.
References Cited (Backward Citations)
US3333113A
Cited
US4254501A
Cited
US4393494A
Cited
US4385394A
Cited
US4419594A
Cited
WO1985002507A1
Cited
WO1985004774A1
Cited
WO1986001055A1
Cited
US4645948A
Cited
US4588941A
Cited
EP0199374A2
Cited
US4647912A
Cited
US4825402A
Cited
US4723108A
Cited
US4760292A
Cited
US4751404A
Cited
US4774422A
Cited
US5070256A
Cited
US4763021A
Cited
WO1989000362A1
Cited
US4855623A
Cited
US4929941A
Cited
US4894561A
Cited
US4855622A
Cited
US4972106A
Cited
US4922140A
Cited
US5293082A
Cited
US5021691A
Cited
US5118971A
Cited
EP0351820A2
Cited
US4980579A
Cited
US5095231A
Cited
US5041743A
Cited
US5304861A
Cited
US5023487A
Cited
US5081380A
Cited
US5015888A
Cited
US4978905A
Cited
US5165046A
Cited
US5021684A
Cited
US5029728A
Cited
US5023488A
Cited
US5017813A
Cited
US5117130A
Cited
WO1991020129A1
Cited
US5034632A
Cited
US5241221A
Cited
US5285116A
Cited
US5079456A
Cited
US5216292A
Cited
US5198701A
Cited
US5208492A
Cited
EP0504983A1
Cited
US5319258A
Cited
US5291071A
Cited
US5218239A
Cited
US5338987A
Cited
US5231315A
Cited
US5200654A
Cited
EP0557080A1
Cited
US5254883A
Cited
EP0575676A1
Cited
US5313118A
Cited
US5315174A
Cited
US5329184A
Cited
US5334882A
Cited
US5296756A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-07-23 | 2000-01-22 | 2000-07-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-07-23 | 2004-01-22 | 2004-07-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-07-23 | 2008-01-22 | 2008-07-23 | $7700.00 | Window Closed / Lapsed |