US5254493A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabricating integrated resistors in high density substrates
Assignee: Samsung Electronics Co Ltd
•
Filing: 1992-02-24
•
Granted: 1993-10-19
•
Expires: 2012-02-24
Abstract
Abstract A process for fabricating integrated resistors in high density interconnect substrates for multi-chip modules. In addition, the resistor material can be converted selectively into an insulator for optionally allowing for the simultaneous fabrication of integrated resistors and capacitors in relatively few steps. The process is well suited for copper/polyimide substrates.
Inventors
- 👤 Nalin Kumar
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 05:37
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/16; H05K1/162; H05K1/167; H05K2201/00; H05K2201/03; H05K2201/0302; H05K2201/0317; H05K2201/09; H05K2201/09209; H05K2201/095; H05K2201/09563; H05K2203/00; H05K2203/03; H05K2203/0315; H05K2203/11; H05K2203/1142; H05K3/00; H05K3/02; H05K3/06; H05K3/061; H05K3/46; H05K3/4644; H05K3/4647; Y; Y10; Y10S; Y10S148/00; Y10S148/136
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
154 words
A method of making an integrated resistor in a substrate, comprising: applying a resistive layer over an underlying substrate; applying a first mask over selected portions of the resistive layer but leaving a portion of resistive layer uncovered; etching away the uncovered portion of the resistive layer and removing the first mask; applying in series upwardly a first electrically conductive layer, an upper adhesive layer, and an electrically nonconductive layer on the resistive layer; applying a second mask over selected portions of the resistive layer leaving exposed portions for electrical connections; etching the nonconductive layer and the upper adhesive layer from the exposed portions; depositing conductive electrical connections in the exposed portions to the first conductive layer; removing the second mask; and removing the first electrically conductive, upper adhesive, and the nonconductive layers outside the electrical connections, thereby leaving the electrical connections connected to the unetched portions of the resistive layer on the substrate.
Claim 2
Independent Claim
154 words
A method of making an integrated resistor in a substrate, comprising: applying a resistive layer over an underlying substrate; applying a first mask over selected portions of the resistive layer but leaving a portion of resistive layer uncovered; etching away the uncovered portion of the resistive layer and removing the first mask; applying in series upwardly a first electrically conductive layer, an upper adhesive layer, and an electrically nonconductive layer on the resistive layer; applying a second mask over selected portions of the resistive layer leaving exposed portions for electrical connections; etching the nonconductive layer and the upper adhesive layer from the exposed portions; depositing conductive electrical connections in the exposed portions to the first conductive layer; removing the second mask; and removing the first electrically conductive, upper adhesive, and the nonconductive layers outside the electrical connections, thereby leaving the electrical connections connected to the unetched portions of the resistive layer on the substrate.
Claim 3
Dependent Claim
38 words
The method of claim 1, further comprising depositing an electrically conductive lower adhesive layer between the resistive layer and the first electrically conductive layer; and removing the lower adhesive layer after the first electrically conductive layer is removed.
Claim 4
Dependent Claim
14 words
The method of claim 1 wherein said first and second masks are photopolymer masks.
Claim 5
Dependent Claim
14 words
The method of claim 1 wherein said conductive electrical connections are deposited by plating.
Claim 6
Dependent Claim
25 words
The method of claim 1, further comprising applying an electrically conductive protective coating on the electrical connections prior to removing the first electrically conductive layer.
Claim 7
Dependent Claim
18 words
The method of claim 5 wherein the electrical connections are copper and the protective coating is electroplated nickel.
Claim 8
Dependent Claim
24 words
The method of claim 1 wherein the resistive layer is selected from the group consisting of tantalum nitride, titanium nitride, nickel chromium, and molybdenum.
Claim 9
Dependent Claim
21 words
The method of claim 1, further comprising applying a dielectric layer over the substrate after removing the first electrically conductive layer
Claim 10
Dependent Claim
22 words
The method of claim 8 including applying a layer of polymer dielectric at least up to the top of the electrical connections.
Claim 11
Independent Claim
195 words
A method of making an integrated resistor in a substrate, comprising the following steps in the sequence set forth: applying a resistive layer over an underlying substrate; applying a first photopolymer mask over selected portions of the resistive layer but leaving a portion of resistive layer uncovered; etching away the uncovered portion of the resistive layer and removing the first mask; applying in series upwardly an electrically conductive lower adhesive layer, a first electrically conductive layer, an upper adhesive layer, and an electrically nonconductive layer on the resistive layer; applying a second photopolymer mask over selected portions of the resistive layer leaving exposed portions for electrical connections; etching the nonconductive layer and the upper adhesive layer from the exposed portions; plating conductive electrical connections in the exposed portions to the first electrically conductive layer; removing the second mask; applying an electrically conductive protective coating on the electrical connections; removing the lower adhesive layer, the first electrically conductive layer, the upper adhesive layer, and the nonconductive layer outside the electrical connections, thereby leaving the electrical connections connected to the unetched portions of the resistive layer on the substrate applying a layer of polymer over the substrate.
Claim 12
Independent Claim
195 words
A method of making an integrated resistor in a substrate, comprising the following steps in the sequence set forth: applying a resistive layer over an underlying substrate; applying a first photopolymer mask over selected portions of the resistive layer but leaving a portion of resistive layer uncovered; etching away the uncovered portion of the resistive layer and removing the first mask; applying in series upwardly an electrically conductive lower adhesive layer, a first electrically conductive layer, an upper adhesive layer, and an electrically nonconductive layer on the resistive layer; applying a second photopolymer mask over selected portions of the resistive layer leaving exposed portions for electrical connections; etching the nonconductive layer and the upper adhesive layer from the exposed portions; plating conductive electrical connections in the exposed portions to the first electrically conductive layer; removing the second mask; applying an electrically conductive protective coating on the electrical connections; removing the lower adhesive layer, the first electrically conductive layer, the upper adhesive layer, and the nonconductive layer outside the electrical connections, thereby leaving the electrical connections connected to the unetched portions of the resistive layer on the substrate applying a layer of polymer over the substrate.
Claim 13
Dependent Claim
20 words
The method of claim 10 wherein the layer of polymer is a layer of polyimide which covers the electrical connections.
Claim 14
Independent Claim
181 words
A method of making an integrated resistor in a substrate, comprising the following steps in the sequence set forth: applying a resistive layer over an underlying substrate; applying an electrically conductive layer over the resistive layer; applying a first mask over selected portions of the conductive layer for fully defining an area of the resistor while leaving other portions of the conductive layer uncovered; etching away the uncovered portions of the conductive and resistive layers to fully form the resistor; removing the first mask; applying a pillar mask leaving openings for spaced via pillars from the resistor; applying conductive via pillars in the openings to the resistor; removing the pillar mask; and stripping the conductive layer between the via pillars down to the resistive layer; depositing a dielectric layer on the substrate which covers the resistive layer and partially covers the via pillars leaving the ends of the via pillars opposite the resistive layer exposed; and connecting the exposed ends of the via pillars to other electrical components thereby providing the first electrical interconnection between the resistor and other electrical components.
Claim 15
Independent Claim
181 words
A method of making an integrated resistor in a substrate, comprising the following steps in the sequence set forth: applying a resistive layer over an underlying substrate; applying an electrically conductive layer over the resistive layer; applying a first mask over selected portions of the conductive layer for fully defining an area of the resistor while leaving other portions of the conductive layer uncovered; etching away the uncovered portions of the conductive and resistive layers to fully form the resistor; removing the first mask; applying a pillar mask leaving openings for spaced via pillars from the resistor; applying conductive via pillars in the openings to the resistor; removing the pillar mask; and stripping the conductive layer between the via pillars down to the resistive layer; depositing a dielectric layer on the substrate which covers the resistive layer and partially covers the via pillars leaving the ends of the via pillars opposite the resistive layer exposed; and connecting the exposed ends of the via pillars to other electrical components thereby providing the first electrical interconnection between the resistor and other electrical components.
Claim 16
Dependent Claim
28 words
The method of claim 12 including applying a layer of polyimide up to the top of the via pillars after stripping any conductive layer between the via pillars.
Claim 17
Dependent Claim
34 words
The method of claim 12, further comprising applying a metal plating layer over the resistor after removing the first mask but before applying the pillar mask, and applying the conductive via pillars by electroplating.
Claim 18
Independent Claim
182 words
A method of making an integrated resistor in a substrate, comprising the following steps in the sequence set forth: applying a resistive layer over an underlying substrate; applying a conductive layer of titanium over the resistive layer; applying a first photopolymer mask over selected portions of the titanium layer for fully defining an area of the resistor while leaving other portions of the titanium uncovered; etching away the uncovered portions of the titanium and resistive layer to fully form the resistor; removing the first mask; applying a plating mask leaving openings for spaced via pillars from the resistor; applying conductive via pillars in the openings to the resistor; removing the plating mask; and stripping the titanium layer between the via pillars down to the resistive layer; depositing a dielectric layer on the substrate which covers the resistive layer and partially covers the via pillars leaving the ends of the via pillars opposite the resistive layer exposed; and connecting the exposed ends of the via pillars to other electrical components thereby providing the first electrical interconnection between the resistor and other electrical components.
Claim 19
Independent Claim
182 words
A method of making an integrated resistor in a substrate, comprising the following steps in the sequence set forth: applying a resistive layer over an underlying substrate; applying a conductive layer of titanium over the resistive layer; applying a first photopolymer mask over selected portions of the titanium layer for fully defining an area of the resistor while leaving other portions of the titanium uncovered; etching away the uncovered portions of the titanium and resistive layer to fully form the resistor; removing the first mask; applying a plating mask leaving openings for spaced via pillars from the resistor; applying conductive via pillars in the openings to the resistor; removing the plating mask; and stripping the titanium layer between the via pillars down to the resistive layer; depositing a dielectric layer on the substrate which covers the resistive layer and partially covers the via pillars leaving the ends of the via pillars opposite the resistive layer exposed; and connecting the exposed ends of the via pillars to other electrical components thereby providing the first electrical interconnection between the resistor and other electrical components.
Claim 20
Dependent Claim
28 words
The method of claim 15 including applying a layer of polyimide up to the top of the via pillars after stripping any conductive layer between the via pillars.
Claim 21
Dependent Claim
43 words
The method of claim 15, further comprising applying a metal plating layer over the resistor after removing the first mask but before applying the plating mask; applying the conductive via pillars by electroplating; and stripping the metal plating layer between the via pillars.
References Cited (Backward Citations)
US3257592A
Cited
US3113253A
Cited
US3603850A
Cited
US3710201A
Cited
US3745430A
Cited
US3778689A
Cited
US3864817A
Cited
US3882059A
Cited
US4238762A
Cited
US4025829A
Cited
US4074340A
Cited
US4136291A
Cited
US4153988A
Cited
US4190854A
Cited
US4342069A
Cited
US4393438A
Cited
US4544989A
Cited
US4349862A
Cited
US4347650A
Cited
US4401843A
Cited
US4561039A
Cited
US4476518A
Cited
US4539622A
Cited
US4471406A
Cited
EP0098671A1
Cited
US4827377A
Cited
US4498121A
Cited
US4527180A
Cited
US4730241A
Cited
US4816967A
Cited
US4705917A
Cited
US4802062A
Cited
US4744008A
Cited
US4890192A
Cited
US4876176A
Cited
US4789645A
Cited
US4874493A
Cited
US4810332A
Cited
US4904340A
Cited
US4920639A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-10-18 | 1997-04-19 | 1997-10-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-10-18 | 2001-04-19 | 2001-10-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-10-18 | 2005-04-19 | 2005-10-19 | $7700.00 | Window Closed / Lapsed |