Patent US5249098A successfully refreshed from Google Patents.
US5249098A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device package with solder bump electrical connections on an external surface of the package
Assignee: LSI Corp
•
Filing: 1992-07-28
•
Granted: 1993-09-28
•
Expires: 2012-07-28
Abstract
Abstract Wells are formed in an external surface of a semiconductor device package body. Capacitors are disposed within the wells at least partially, and preferably fully within the body. Cleaning channels are formed underneath the capacitors, for removing residual flux and/or solder.
Inventors
- 👤 Michael D. Rostoker
- 👤 Tom Ley
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 08:48
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/18; H05K1/182; H05K1/183; H10; H10W; H10W44/00; H10W44/601; H05K1/02; H05K1/03; H05K1/0306
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
92 words
A semiconductor device package comprising: a body having length, width and breadth and occupying a spatial volume, and having a flat exterior surface; a die-receiving opening extending into the flat exterior surface of the body; at least one capacitor-receiving opening extending into the flat exterior surface of the body, separate and distinct from the die-receiving opening; a capacitor disposed at least partially within each of the at least one capacitor-receiving openings; and a plurality of solder bump electrical connections provided on the bottom surface of the flat exterior surface of the body.
Claim 2
Dependent Claim
92 words
A semiconductor device package comprising: a body having length, width and breadth and occupying a spatial volume, and having a flat exterior surface; a die-receiving opening extending into the flat exterior surface of the body; at least one capacitor-receiving opening extending into the flat exterior surface of the body, separate and distinct from the die-receiving opening; a capacitor disposed at least partially within each of the at least one capacitor-receiving openings; and a plurality of solder bump electrical connections provided on the bottom surface of the flat exterior surface of the body.
Claim 3
Dependent Claim
42 words
The semiconductor device package according to claim 1, further comprising: a bottom surface in the at least one capacitor-receiving opening; a channel formed in and extending into the bottom surface of each of the at least one capacitor-receiving openings underneath the capacitor.
Claim 4
Dependent Claim
21 words
The semiconductor device package according to claim 1, wherein: the capacitor is disposed completely within the at least one capacitor-receiving opening.
Claim 5
Dependent Claim
150 words
A semiconductor device package comprising: a body having an external surface and formed of a series of alternating ceramic layers and conductive layers, one of which layer is a first topmost ceramic layer; a die-receiving opening extending from the external surface through at least the first topmost ceramic layer in the series; a first hole extending from the external surface through at least the first topmost ceramic layer in the series; conductive attachment pads within the first hole; a capacitor disposed within the first hole and attached to the conductive attachment pads, such that the capacitor fits at least partially within the body; and first conductive vias extending from the pads to one or more of the conductive layers; a plurality of solder bump electrical connections provided on the external surface; and second conductive vias extending from the solder bump electrical connections to one or more of the conductive layers.
Claim 6
Dependent Claim
150 words
A semiconductor device package comprising: a body having an external surface and formed of a series of alternating ceramic layers and conductive layers, one of which layer is a first topmost ceramic layer; a die-receiving opening extending from the external surface through at least the first topmost ceramic layer in the series; a first hole extending from the external surface through at least the first topmost ceramic layer in the series; conductive attachment pads within the first hole; a capacitor disposed within the first hole and attached to the conductive attachment pads, such that the capacitor fits at least partially within the body; and first conductive vias extending from the pads to one or more of the conductive layers; a plurality of solder bump electrical connections provided on the external surface; and second conductive vias extending from the solder bump electrical connections to one or more of the conductive layers.
Claim 7
Dependent Claim
35 words
The semiconductor device package according to claim 4, further comprising: a second hole extending from the first hole through at least one subsequent ceramic layer in the series and forming a channel underneath the capacitor.
Claim 8
Dependent Claim
98 words
The semiconductor device package according to claim 5, wherein: the first hole extending through two or more successive ceramic layers in the series forming an upper portion and a lower portion of the first hole; the upper portion of the first hole extends through at least the first topmost ceramic layer in the series; the lower portion of the first hole extends through at least one subsequent ceramic layer in the series and is smaller than the upper portion of the first hole; and the conductive attachment pads are disposed within the lower portion of the first hole.
Claim 9
Dependent Claim
66 words
The semiconductor device package according to claim 4, wherein: one or more of the conductive layers carries power, and one or more of the conductive layers is ground in use; one or more of the conductive layers has traces and carries signals, in use; and the power and ground layers are disposed closer to the external surface than the one or more conductive layers carrying signals.
Claim 10
Dependent Claim
18 words
The semiconductor device package according to claim 4, wherein: the capacitor is disposed entirely within the first hole.
References Cited (Backward Citations)
US3429040A
Cited
US3871014A
Cited
US3811186A
Cited
US4120020A
Cited
US4190855A
Cited
US4355463A
Cited
JPS57210638A
Cited
JPS6049638A
Cited
US4545610A
Cited
JPS61145838A
Cited
US4970575A
Cited
US4705917A
Cited
JPS61142750A
Cited
US4825284A
Cited
US4700276A
Cited
US4700473A
Cited
US4717066A
Cited
JPS63239827A
Cited
JPS63268418A
Cited
US5048166A
Cited
US4926241A
Cited
US4970577A
Cited
US4972253A
Cited
US4933741A
Cited
US5077633A
Cited
US4965702A
Cited
US5006673A
Cited
US5031069A
Cited
US5172303A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-09-27 | 1997-03-29 | 1997-09-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-09-27 | 2001-03-29 | 2001-09-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-09-27 | 2005-03-29 | 2005-09-28 | $7700.00 | Window Closed / Lapsed |