US5037766A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabricating a thin film polysilicon thin film transistor or resistor
Assignee: Industrial Technology Research Institute
•
Filing: 1990-01-17
•
Granted: 1991-08-06
•
Expires: 2010-01-17
Abstract
Abstract A method of fabricating a double layered polisilicon film with oxygen diffusion for scaled down polysilicon thin film transistor/resistor. The double layered polysilicon film structure includes: a first heavily doped polysilicon layer, produced by Low Pressure Chemical Vapor Deposition (LPCVD) system at about 610 degrees Centigrade, is used as electrodes of resistor or source/drain electrodes of a transistor, and a second layer of polysilicon, deposited by LPCVD at the temperature about 560 degrees Centigrade, is used as a resistor layer or a channel layer of a transistor. Oxygen treatment is applied at low temperature after the first polysilicon layer is defined. The oxygen present at polysilicon grain boundary blocks the dopant diffusing from the first electrode polysilicon to the second polysilicon which is used as resistor region or a channel region of a transistor. Thus, the resistor can maintain high resistivity and the transistor can maintain low threshold voltage even when they are scaled down.
Inventors
- 👤 Ting S. Wang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 16:51
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/40; H10D1/47; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321; H10D30/60; H10D30/67; H10D30/6704; H10D30/6713; H10P; H10P32/00; H10P32/30; H10P32/302; H10B; H10B10/00; H10B10/15; Y; Y10; Y10S; Y10S148/00; Y10S148/136; Y10S438/00; Y10S438/914; Y10S438/922; Y10S438/98
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
110 words
A method of fabricating a semiconductor thin film structure having polycrystalline semiconductor first and second layers, comprising the steps of: depositing said first layer on an insulating substrate; heavily doping said first layer; selectively removing said first layer except electrode regions of said structure; subjecting said first layer to a gas treatment, said gas capable of reacting with grain boundary surfaces of said first layer to form a diffusion blocking region in said first layer and to retard out-diffusion of dopant from said first layer; depositing said second layer, undoped and not subjecting to said gas treatment; and heating said structure for making electrical contact between the two said layers.
Claim 2
Independent Claim
110 words
A method of fabricating a semiconductor thin film structure having polycrystalline semiconductor first and second layers, comprising the steps of: depositing said first layer on an insulating substrate; heavily doping said first layer; selectively removing said first layer except electrode regions of said structure; subjecting said first layer to a gas treatment, said gas capable of reacting with grain boundary surfaces of said first layer to form a diffusion blocking region in said first layer and to retard out-diffusion of dopant from said first layer; depositing said second layer, undoped and not subjecting to said gas treatment; and heating said structure for making electrical contact between the two said layers.
Claim 3
Dependent Claim
19 words
A method of fabricating a semiconductor thin film structure as described in claim 1, wherein said gas is oxygen.
Claim 4
Dependent Claim
26 words
A method of fabricating a semiconductor thin film structure as described in claim 2, wherein said oxygen is applied after said first layer has been doped.
Claim 5
Dependent Claim
32 words
A method of fabricating a semiconductor thin film structure as described in claim 2, wherein said oxygen treatment is obtained with dilute oxygen at temperatures ranging from 400° C. to 500° C.
Claim 6
Dependent Claim
19 words
A method of fabricating a semiconductor thin film structure as described in claim 1, wherein said gas is nitrogen.
Claim 7
Dependent Claim
30 words
A method of fabricating semiconductor thin film structure as described in claim 1, wherein said second layer has a high resistivity resistance, and said electrode regions serve as contact electrodes.
Claim 8
Dependent Claim
19 words
A method of fabricating a semiconductor thin film structure as described in claim 1, wherein said semiconductor is silicon.
Claim 9
Dependent Claim
26 words
A method of fabricating a semiconductor thin film structure as described in claim 1, wherein said dopant for said first layer is arsenic, phosphorus or boron.
Claim 10
Dependent Claim
50 words
A method of fabricating a semiconductor thin film structure as described in claim 1, wherein said second layer serves as a channel of a thin film field effect transistor, said channel having an insulated gate as control electrode, and said electrode regions serve as source and drain of said transistor.
References Cited (Backward Citations)
JPS5437690A
Cited
US4332075A
Cited
JPS5582458A
Cited
US4406051A
Cited
US4502204A
Cited
US4891332A
Cited
US4545824A
Cited
US4398340A
Cited
US4916507A
Cited
EP0116702A2
Cited
US4575923A
Cited
US4885257A
Cited
US4539743A
Cited
JPS60162786A
Cited
US4702937A
Cited
US4772927A
Cited
GB2182488A
Cited
US4849248A
Cited
US4851359A
Cited
US4682407A
Cited
US4740481A
Cited
JPS6352471A
Cited
US4954454A
Cited
US4762801A
Cited
US4897368A
Cited
JPS6469033A
Cited
US4931405A
Cited
JPH01261818A
Cited
JPH01268047A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-08-05 | 1995-02-04 | 1995-08-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-08-05 | 1999-02-04 | 1999-08-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-08-05 | 2003-02-04 | 2003-08-06 | $7700.00 | Window Closed / Lapsed |