US6507216B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Efficient arrangement of interconnection resources on programmable logic devices
Assignee: Altera Corp
•
Filing: 2001-07-17
•
Granted: 2003-01-14
•
Expires: 2021-07-17
Abstract
Abstract Interconnection block arrangements for selectively interconnecting logic on a programmable logic device is provided. Programmable logic connectors within the interconnection blocks may be programmed to route signals between the various conductors on the device and to route signals from various logic regions on the device to the various conductors. The interconnection blocks are arranged to optimize the use of metallization resources and to increase interconnectivity and logic density.
Inventors
- 👤 Christopher F. Lane
- 👤 Giles V. Powell
- 👤 Wayne Yeung
- 👤 Chiakang Sung
- 👤 Bruce B. Pedersen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 14:21
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; H03K19/1778; H03K19/17796
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
85 words
An efficient arrangement of a logic device comprising: a plurality of logic resources disposed across a substrate of the logic device; a plurality of interconnection conductors distributed throughout metallization layers associated with the logic device such that interconnection conductor density is substantially constant over a majority of metallization areas to reduce the area of low density logic regions; and wherein at least some of the logic resources are coupled to at least some of the interconnection conductors to interconnect logic resources on the logic device.
Claim 2
Dependent Claim
85 words
An efficient arrangement of a logic device comprising: a plurality of logic resources disposed across a substrate of the logic device; a plurality of interconnection conductors distributed throughout metallization layers associated with the logic device such that interconnection conductor density is substantially constant over a majority of metallization areas to reduce the area of low density logic regions; and wherein at least some of the logic resources are coupled to at least some of the interconnection conductors to interconnect logic resources on the logic device.
Claim 3
Dependent Claim
22 words
The logic device of claim 1 wherein the interconnection conductors coupled to the logic resources are disposed substantially above the logic resources.
Claim 4
Dependent Claim
16 words
The logic device of claim 1 wherein the logic resources include interconnection blocks and logic elements.
Claim 5
Dependent Claim
39 words
The logic device of claim 3 wherein the logic resources are organized into logic array blocks having logic elements arranged in a first direction wherein each logic element has a corresponding pair logic element in an adjacent logic block.
Claim 6
Dependent Claim
46 words
The logic device of claim 4 , wherein the interconnection blocks associated with a logic array block couple the logic array block through at least some of the interconnection conductors to the logic element pairs in the logic array block and the adjacent logic array block.
Claim 7
Dependent Claim
42 words
The logic device of claim 5 , wherein the interconnection blocks are located substantially left of the logic elements in the corresponding logic array block and grouped in sections according to a type of interconnection conductor being coupled to the logic resources.
Claim 8
Dependent Claim
48 words
The logic device of claim 6 , wherein the interconnection blocks coupling the interconnection conductors to inputs of the logic element pairs.are located furthest to the left and the interconnection blocks coupling outputs of the logic element pair are located adjacent to one of the logic element pair.
Claim 9
Dependent Claim
28 words
The logic device of claim 1 wherein the logic resources are disposed substantially uniformly across the substrate to enable maximum use of the diffusion for the logic resources.
Claim 10
Dependent Claim
21 words
The logic device of claim 1 wherein the interconnection conductors are spaced apart from one another substantially evenly to minimize cross-talk.
Claim 11
Independent Claim
78 words
A method for efficiently using metallization resources on a programmable logic device comprising: disposing a plurality of logic resources across a substrate of the programmable logic device; distributing a plurality of interconnection conductors throughout metallization layers associated with the programmable logic device to reduce metallization areas having a low interconnection conductor density; and coupling at least some of the logic resources to at least some of the interconnection conductors to interconnect logic resources on the programmable logic device.
Claim 12
Independent Claim
78 words
A method for efficiently using metallization resources on a programmable logic device comprising: disposing a plurality of logic resources across a substrate of the programmable logic device; distributing a plurality of interconnection conductors throughout metallization layers associated with the programmable logic device to reduce metallization areas having a low interconnection conductor density; and coupling at least some of the logic resources to at least some of the interconnection conductors to interconnect logic resources on the programmable logic device.
Claim 13
Dependent Claim
22 words
The method of claim 10 , further comprising disposing a plurality of interconnection blocks on the substrate of the programmable logic device.
Claim 14
Dependent Claim
36 words
The method of claim 11 , wherein the logic resources include logic array blocks and groups of logic, array blocks, the method further comprising interconnecting at least some of the logic array blocks via interconnection blocks.
Claim 15
Dependent Claim
21 words
The method of claim 11 further comprising interconnecting at least some of the groups of logic array blocks via interconnection blocks.
Claim 16
Dependent Claim
23 words
The method of claim 13 wherein the distributing further comprises spacing the interconnection conductors apart from one another substantially evenly to minimize cross-talk.
Claim 17
Dependent Claim
22 words
The method of claim 10 , wherein the distribution of interconnection conductors also minimizes the substrate area having a low logic density.
Claim 18
Dependent Claim
86 words
A logic device having efficient use of diffusion and metal layers, comprising: logic resources disposed substantially uniformly across the substrate of the programmable logic device to reduce the substrate area having a low logic resource density; interconnection conductors distributed substantially uniformly throughout the metal layers of the logic device to minimize the metal layers having a low interconnection conductor density; and coupling at least some of the logic resources to at least some of the interconnection conductors to interconnect logic resources on the programmable logic device.
Claim 19
Dependent Claim
86 words
A logic device having efficient use of diffusion and metal layers, comprising: logic resources disposed substantially uniformly across the substrate of the programmable logic device to reduce the substrate area having a low logic resource density; interconnection conductors distributed substantially uniformly throughout the metal layers of the logic device to minimize the metal layers having a low interconnection conductor density; and coupling at least some of the logic resources to at least some of the interconnection conductors to interconnect logic resources on the programmable logic device.
Claim 20
Dependent Claim
31 words
A digital processing system comprising: processing circuitry; a memory coupled to said processing circuitry; and a logic device as defined in claim 1 coupled to the processing circuitry and the memory.
Claim 21
Dependent Claim
18 words
A printed circuit board on which is mounted a mask-programmed logic device as defined in claim 1 .
Claim 22
Dependent Claim
25 words
The printed circuit board defined in claim 18 further comprising memory circuitry mounted on the printed circuit board and coupled to the mask-programmed logic device.
Claim 23
Dependent Claim
24 words
The printed circuit board defined in claim 18 further comprising processing circuitry mounted on the printed circuit board and coupled to the memory circuitry.
References Cited (Backward Citations)
US3473160A
Cited
USRE34363E
Cited
US4617479A
Cited
US4617479B1
Cited
US4774421A
Cited
US4609986A
Cited
US4642487A
Cited
US5225719A
Cited
US4677318A
Cited
US4713792A
Cited
US4758745B1
Cited
US4758745A
Cited
US5023606A
Cited
US4912342A
Cited
US4871930A
Cited
US4899067A
Cited
US5255203A
Cited
US5073729A
Cited
EP0463746A2
Cited
US5132571A
Cited
US5218240A
Cited
US5144166A
Cited
US5122685A
Cited
US5121006A
Cited
US5220214A
Cited
US5338984A
Cited
US5371422A
Cited
US5260610A
Cited
US5260611A
Cited
US5208491A
Cited
US5258668A
Cited
US5274581A
Cited
US5509128A
Cited
US5469003A
Cited
US5448186A
Cited
US5483178A
Cited
US5350954A
Cited
EP0630115A2
Cited
WO1995004404A1
Cited
US5457410A
Cited
US5467029A
Cited
US5455525A
Cited
WO1995022205A1
Cited
US5537057A
Cited
US5541530A
Cited
US5689195A
Cited
US5977793A
Cited
US5999016A
Cited
US6107824A
Cited
US6107825A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-01-13 | 2006-07-15 | 2007-01-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-01-13 | 2010-07-15 | 2011-01-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-01-13 | 2014-07-15 | 2015-01-14 | $7700.00 | Window Closed / Lapsed |