← Back to Patent Explorer
US5338984A Expired / Lapsed US ⏱️ 0.0 years remaining

Local and express diagonal busses in a configurable logic array

Assignee: National Semiconductor Corp
•
Filing: 1993-02-05
•
Granted: 1994-08-16
•
Expires: 2013-02-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention provides a configurable logic array that includes a plurality of individually configurable logic cells arranged in a matrix that includes a plurality of horizontal rows of logic cells and a plurality of vertical columns of logic cells. The array further includes at least one horizontally aligned express bus running between adjacent rows of logic cells, the logic cells in the adjacent rows being connectable thereto, and at least one vertically aligned express bus running between adjacent columns of logic cells, the logic cells in the adjacent columns being connectable thereto. The array further includes at least one generally diagonally aligned local and/or express bus running between adjacent diagonally aligned logic cells, the adjacent diagonally aligned logic cells being connectable thereto.

Inventors

  • 👤 Jim Sutherland

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 15:38
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; H03K17/00; H03K17/22; H03K17/223; H03K19/003; H03K19/00346; H03K19/00361; H03K19/1733; H03K19/1735; H03K19/1736; H03K19/17704; H03K19/17724; H03K19/17728

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 111 words
A configurable logic array comprising: a plurality of individually configurable logic cells arranged in a matrix that includes a plurality of horizontal rows of logic cells and a plurality of vertical columns of logic cells; at least one horizontally aligned express bus running between adjacent rows of logic cells, said logic cells in said adjacent rows being selectively connectable thereto; at least one vertically aligned express bus running between adjacent columns of logic cells, said logic cells in said adjacent columns being selectively connectable thereto; and at least one generally diagonally aligned express bus running between adjacent diagonally aligned logic cells, said adjacent diagonally aligned logic cells being selectively connectable thereto.
Claim 2
Dependent Claim 111 words
A configurable logic array comprising: a plurality of individually configurable logic cells arranged in a matrix that includes a plurality of horizontal rows of logic cells and a plurality of vertical columns of logic cells; at least one horizontally aligned express bus running between adjacent rows of logic cells, said logic cells in said adjacent rows being selectively connectable thereto; at least one vertically aligned express bus running between adjacent columns of logic cells, said logic cells in said adjacent columns being selectively connectable thereto; and at least one generally diagonally aligned express bus running between adjacent diagonally aligned logic cells, said adjacent diagonally aligned logic cells being selectively connectable thereto.
Claim 3
Dependent Claim 76 words
A configurable logic array as in claim 1, and wherein said at least one generally diagonally aligned express bus runs between adjacent logic cells aligned diagonally in a first direction, and further comprising at least one generally diagonally aligned express bus running between adjacent logic cells aligned diagonally in a second direction different from the first direction, said adjacent logic cells being selectively connectable to said generally diagonally aligned express bus running in said second direction.
Claim 4
Dependent Claim 47 words
A configurable logic array as in claim 2, and wherein individual logic cells in said configurable logic array are selectively connectable both to a first diagonally aligned express bus running in the first direction and to a second diagonally aligned express bus running in the second direction.

References Cited (Backward Citations)

US4642487A Cited
US5144166A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-08-15 1998-02-14 1998-08-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-08-15 2002-02-14 2002-08-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-08-15 2006-02-14 2006-08-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag