Abstract A user-configurable circuit architecture includes a two dimensional array of functional circuit modules disposed within a semiconductor substrate. A first interconnect layer disposed above and insulated from the semiconductor substrate contains a plurality of conductors and is used for internal connections within the functional circuit modules. A second interconnect layer disposed above and insulated from the first interconnect layer contains a plurality of segmented tracks of conductors running in a first direction and is used to interconnect functional circuit module inputs and outputs. A third interconnect layer disposed above and insulated from the second interconnect layer contains a plurality of segmented tracks of conductors running in a second direction, some of the segments of conductors forming intersections with ones of the segments of the conductors in the second interconnect layer, and is used to interconnect functional circuit module inputs and outputs to implement the desired applications. A plurality of user-configurable interconnect elements are placed directly between the second the third interconnect layers at the intersections of selected segments of the segmented conductors in the second and third interconnect layers. More user-configurable interconnect elements are located between adjacent segments of the segmented conductors in both the second and third interconnect layers. Pass transistors located in the semiconductor substrate in between the functional circuit modules are connected between adjacent segments in both the second and third interconnect layers and between selected intersecting segments in the second and third interconnect layers.
A user-configurable circuit array architecture, including: a two dimensional array of functional circuit modules disposed within a semiconductor substrate, a first interconnect layer disposed above and insulated from the semiconductor substrate, said first interconnect layer including a plurality of conductors, a second interconnect layer disposed above and insulated from said first interconnect layer, said second interconnect layer including a plurality of segmented tracks of conductors running in a first direction, a third interconnect layer disposed above and insulated from the second interconnect layer, said second interconnect layer including a plurality of segmented tracks of conductors running in a second direction, some of the segments of conductors forming intersections with ones of the segments of the conductors in said second interconnect layer, a plurality of user-configurable interconnect elements are placed directly between the second and third interconnect layers at the intersections of selected segments of the segmented conductors in the second and third interconnect layers, plurality of user-configurable interconnect elements are located between adjacent segments of the segmented conductors in both said second and third interconnect layers, series pass transistors located in said semiconductor substrate in between the functional circuit modules, said series pass transistors connected between adjacent segments in both said second and third interconnect layers.
Claim 2
Dependent Claim
206 words
A user-configurable circuit array architecture, including: a two dimensional array of functional circuit modules disposed within a semiconductor substrate, a first interconnect layer disposed above and insulated from the semiconductor substrate, said first interconnect layer including a plurality of conductors, a second interconnect layer disposed above and insulated from said first interconnect layer, said second interconnect layer including a plurality of segmented tracks of conductors running in a first direction, a third interconnect layer disposed above and insulated from the second interconnect layer, said second interconnect layer including a plurality of segmented tracks of conductors running in a second direction, some of the segments of conductors forming intersections with ones of the segments of the conductors in said second interconnect layer, a plurality of user-configurable interconnect elements are placed directly between the second and third interconnect layers at the intersections of selected segments of the segmented conductors in the second and third interconnect layers, plurality of user-configurable interconnect elements are located between adjacent segments of the segmented conductors in both said second and third interconnect layers, series pass transistors located in said semiconductor substrate in between the functional circuit modules, said series pass transistors connected between adjacent segments in both said second and third interconnect layers.