US4912342A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic device with array blocks with programmable clocking
Assignee: Altera Corp
•
Filing: 1989-09-14
•
Granted: 1990-03-27
•
Expires: 2009-09-14
Abstract
Abstract A programmable logic device having a relatively small number of programmable product terms ("P-terms") feeding each fixed combinatorial logic device, and additional "expander" programmable P-terms which do not directly feed a fixed device. Relatively simple logic functions can be performed by suitably programming the P-terms feeding the fixed devices. More complex logic functions can be performed by suitably programming the required number of expander P-terms, and then combining the outputs of those P-terms by means of another P-term. In addition, a programmable interconnect array is provided to allow certain inputs to the device to be applied to any programmable portion of the device, and also to allow the outputs of at least one of the fixed devices to be also applied to any programmable portion of the device.
Inventors
- 👤 Sau-Ching Wong
- 👤 Hock-Chuen So
- 👤 Stanley J. Kopec, Jr.
- 👤 Robert F. Hartmann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 18:03
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; H03K19/17704; H03K19/1774; H10; H10W; H10W72/00; H10W72/50; H10W72/541; H10W72/547; H10W72/5473; H10W72/90; H10W72/931; H10W72/932
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
169 words
In a programmable logic device having (1) a plurality of word line conductors; (2) a plurality of P-term line conductors, each of which is programmably interconnectable to at least some of said word line conductors for producing on each P-term line conductor a signal which is a logical function of the signals on the word line conductors to which that P-term line conductor is interconnected; and (3) a clock signal utilization device for processing a signal derived from at least one first P-term line conductor in accordance with an applied clock signal, the improvement comprising: means for providing a first signal which can be selected to be either a synchronous clock signal or a constant signal; means associated with at least one second P-term line conductor for allowing the signal on said second P-term line conductor to be made a constant signal; and means for logically combining said first signal and a signal derived from the signal on said second P-term line conductor to produce said applied clock signal.
Claim 2
Dependent Claim
169 words
In a programmable logic device having (1) a plurality of word line conductors; (2) a plurality of P-term line conductors, each of which is programmably interconnectable to at least some of said word line conductors for producing on each P-term line conductor a signal which is a logical function of the signals on the word line conductors to which that P-term line conductor is interconnected; and (3) a clock signal utilization device for processing a signal derived from at least one first P-term line conductor in accordance with an applied clock signal, the improvement comprising: means for providing a first signal which can be selected to be either a synchronous clock signal or a constant signal; means associated with at least one second P-term line conductor for allowing the signal on said second P-term line conductor to be made a constant signal; and means for logically combining said first signal and a signal derived from the signal on said second P-term line conductor to produce said applied clock signal.
Claim 3
Dependent Claim
32 words
The apparatus defined in claim 1 wherein said means for logically combining said first signal and said signal derived from the signal on said second P-term line conductor comprises an OR gate.
References Cited (Backward Citations)
US3566153A
Cited
US4124899A
Cited
US4124899B1
Cited
US4269562A
Cited
US4494021A
Cited
US4525641A
Cited
US4611133A
Cited
US4554640A
Cited
US4617479A
Cited
US4617479B1
Cited
US4609986A
Cited
US4677318A
Cited
US4689654A
Cited
US4713792A
Cited
US4758746A
Cited
US4644191A
Cited
US4764691A
Cited
US4740721A
Cited
US4703206A
Cited
US4687959A
Cited
US4697105A
Cited
US4812685A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-03-26 | 1993-09-25 | 1994-03-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-03-26 | 1997-09-25 | 1998-03-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-03-26 | 2001-09-25 | 2002-03-27 | $7700.00 | Window Closed / Lapsed |