US6286118B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Scan path circuitry including a programmable delay circuit
Assignee: Monterey Research LLC
•
Filing: 1998-07-21
•
Granted: 2001-09-04
•
Expires: 2018-07-21
Abstract
Abstract A circuit for delaying a signal. The circuit includes a scan register, a logic circuit, and a programmable delay circuit. The scan register stores scan data and the logic circuit selectively decodes the scan data. The programmable delay circuit is coupled to the logic circuit and delays a signal a programmable amount of time in response to the decoded scan data.
Inventors
- 👤 Jonathan F. Churchill
- 👤 Neil P. Raftery
- 👤 Colin J. Hendry
- 👤 Jeyakumar Shanmugam
- 👤 Mark A. Finn
- 👤 Thomas M. Surrette
- 👤 Cathal G. Phelan
- 👤 Ashish Pancholy
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 00:38
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318577; G01R31/31858
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
53 words
A circuit for delaying a signal comprising: a scan register having a scan bit; a logic circuit coupled to the scan register and decoding the scan bit; and a programmable delay circuit coupled to the logic circuit and delaying the signal a programmable amount of time in response to the decoded scan bit.
Claim 2
Dependent Claim
53 words
A circuit for delaying a signal comprising: a scan register having a scan bit; a logic circuit coupled to the scan register and decoding the scan bit; and a programmable delay circuit coupled to the logic circuit and delaying the signal a programmable amount of time in response to the decoded scan bit.
Claim 3
Dependent Claim
13 words
The circuit of claim 1 , wherein the signal is a clock signal.
Claim 4
Dependent Claim
27 words
The circuit of claim 1 , wherein the scan register has a plurality of scan bits, and the logic circuit selectively decodes the plurality of scan bits.
Claim 5
Dependent Claim
35 words
The circuit of claim 3 , wherein the programmable delay circuit comprises a plurality of delay paths, and wherein one of the delay paths is selected in response to the decoded plurality of scan bits.
Claim 6
Dependent Claim
54 words
The circuit of claim 3 , wherein the programmable delay circuit comprises: a first plurality of delay circuits each having a different delay; and a second plurality of delay circuits each having a different delay, wherein the second plurality of delay circuits modify the delay of one of the first plurality of delay circuits.
Claim 7
Dependent Claim
47 words
The circuit of claim 1 , wherein the programmable delay circuit comprises: a delay circuit configured to delay the signal; and a bypass circuit coupled to the delay circuit, wherein the bypass circuit is enabled in response to the decoded scan bit to bypass the delay circuit.
Claim 8
Dependent Claim
72 words
The circuit of claim 6 , wherein the logic circuit comprises: a programmable circuit generating a default signal; and a select circuit having a first input coupled to the default signal, a second input coupled to the scan bit, and a select input receiving a mode select signal, wherein the select circuit couples either the default signal or the scan bit to the bypass circuit in response to the mode select signal.
Claim 9
Dependent Claim
44 words
A memory device comprising: the circuit of claim 1 ; a memory array storing data; and a sense amplifier circuit coupled to the memory array and the circuit, wherein the signal enables the sense amplifier to sense the data stored in the memory array.
Claim 10
Dependent Claim
50 words
The circuit of claim 1 , wherein the scan bit is loaded into the scan register in response to a scan enable input signal and a clock signal, and wherein the scan bit is output to the logic circuit from the scan register in response to a test mode signal.
Claim 11
Dependent Claim
32 words
A circuit for delaying a signal, comprising: means for storing a scan bit; means for decoding the scan bit; and means for programmably delaying the signal in response to the decode means.
Claim 12
Dependent Claim
32 words
A circuit for delaying a signal, comprising: means for storing a scan bit; means for decoding the scan bit; and means for programmably delaying the signal in response to the decode means.
Claim 13
Independent Claim
26 words
A method of delaying a signal, comprising: decoding a scan bit in a scan register; and delaying the signal in response to decoding the scan bit.
Claim 14
Independent Claim
26 words
A method of delaying a signal, comprising: decoding a scan bit in a scan register; and delaying the signal in response to decoding the scan bit.
Claim 15
Dependent Claim
23 words
The method of claim 11 , wherein the delaying step comprises coupling the signal to one of a plurality of different delay paths.
Claim 16
Dependent Claim
25 words
The method of claim 11 , wherein the delaying step comprises disabling a bypass circuit from a delay path that is coupled to the signal.
Claim 17
Independent Claim
51 words
A method of testing a device comprising the steps of: programming a scan bit into a scan register; decoding the scan bit; in response to the decoded scan bit, delaying a signal for a predetermined period of time; and monitoring the operation of the device in response to delaying the signal.
Claim 18
Independent Claim
51 words
A method of testing a device comprising the steps of: programming a scan bit into a scan register; decoding the scan bit; in response to the decoded scan bit, delaying a signal for a predetermined period of time; and monitoring the operation of the device in response to delaying the signal.
Claim 19
Dependent Claim
35 words
A circuit comprising: a first plurality of delay circuits each having a different delay; and a second plurality of delay circuits coupled to the first plurality of delay circuits and each having a different delay.
Claim 20
Dependent Claim
35 words
A circuit comprising: a first plurality of delay circuits each having a different delay; and a second plurality of delay circuits coupled to the first plurality of delay circuits and each having a different delay.
Claim 21
Dependent Claim
79 words
A circuit for delaying a signal comprising: a first delay circuit having an input coupled to the signal and an output; a second delay circuit having an input coupled to the signal and an output; a third delay circuit having an input coupled to the signal and an output; and a fourth delay circuit having an input coupled to each of the outputs of the second and third delay circuits, and an output coupled to the first delay circuit.
Claim 22
Dependent Claim
79 words
A circuit for delaying a signal comprising: a first delay circuit having an input coupled to the signal and an output; a second delay circuit having an input coupled to the signal and an output; a third delay circuit having an input coupled to the signal and an output; and a fourth delay circuit having an input coupled to each of the outputs of the second and third delay circuits, and an output coupled to the first delay circuit.
Claim 23
Dependent Claim
20 words
The circuit of claim 16 , wherein each of the first, second, third, and fourth delay circuits have different delays.
Claim 24
Dependent Claim
23 words
The circuit of claim 16 , wherein the first delay circuit is enabled to delay the signal in response to a control signal.
Claim 25
Dependent Claim
28 words
The circuit of claim 16 , wherein the second delay circuit and the fourth delay circuit are enabled to delay the signal in response to a control signal.
Claim 26
Dependent Claim
28 words
The circuit of claim 16 , wherein the third delay circuit and the fourth delay circuit are enabled to delay the signal in response to a control signal.
References Cited (Backward Citations)
US4272832A
Cited
US4286174A
Cited
US4355377A
Cited
US4767947A
Cited
JPS6085498A
Cited
JPS6261215A
Cited
US4774516A
Cited
US4894791A
Cited
US4797585A
Cited
US4995039A
Cited
US4951254A
Cited
US4843255A
Cited
US4985643A
Cited
US5325367A
Cited
US5237244A
Cited
US5039875A
Cited
US5177375A
Cited
US5163168A
Cited
US5003513A
Cited
US5172012A
Cited
US5151614A
Cited
JPH04129416A
Cited
US5130568A
Cited
US5321317A
Cited
US5343082A
Cited
US5218237A
Cited
JPH05206797A
Cited
US5420467A
Cited
US5306958A
Cited
US5406566A
Cited
US5438550A
Cited
US5428311A
Cited
US5396110A
Cited
US5384737A
Cited
US5590089A
Cited
US5654988A
Cited
US5936977A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-09-03 | 2005-03-05 | 2005-09-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-09-03 | 2009-03-05 | 2009-09-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-09-03 | 2013-03-05 | 2013-09-04 | $7700.00 | Window Closed / Lapsed |