US5883525A
Expired / Lapsed
US
⏱️ 0.0 years remaining
FPGA architecture with repeatable titles including routing matrices and logic matrices
Assignee: Xilinx Inc
•
Filing: 1997-10-03
•
Granted: 1999-03-16
•
Expires: 2017-10-03
Abstract
Abstract An FPGA architecture offers logic elements with direct connection to neighboring logic elements and indirect connection through a routing matrix. A logic element and a portion of the routing matrix are formed as part of a tile, and tiles are joined to form arrays of selectable size. The routing matrix includes routing lines which connect just from one tile to the next and routing lines which extend longer distances through several tiles or through the entire chip. This combination is achieved by the formation of individual tiles, all of which are identical.
Inventors
- 👤 Danesh Tavana
- 👤 Wilson K. Yee
- 👤 Victor A. Holen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 17:56
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; H03K19/17704; H03K19/1778; H03K19/17796
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
83 words
An interconnect structure comprising: a plurality of signal lines; a first plurality of transistors, each transistor provided on one signal line; at least one memory device for controlling the state of said plurality of transistors; a second plurality of transistors, each transistor coupled to a subset of said first plurality of transistors; and a decoder for controlling the states of said second plurality of transistors, wherein said decoder determines which of said second plurality of transistors provides a signal on an output line.
Claim 2
Dependent Claim
83 words
An interconnect structure comprising: a plurality of signal lines; a first plurality of transistors, each transistor provided on one signal line; at least one memory device for controlling the state of said plurality of transistors; a second plurality of transistors, each transistor coupled to a subset of said first plurality of transistors; and a decoder for controlling the states of said second plurality of transistors, wherein said decoder determines which of said second plurality of transistors provides a signal on an output line.
Claim 3
Dependent Claim
24 words
The interconnect structure of claim 1 further comprising a third plurality of transistors coupled in series to one subset of said first plurality transistors.
Claim 4
Dependent Claim
35 words
The interconnect structure of claim 2 wherein said at least one memory device includes a plurality of memory devices, and wherein each memory device controls the state of one of said third plurality of transistors.
Claim 5
Dependent Claim
33 words
The interconnect structure of claim 3 wherein said plurality of memory devices provide a signal to said first plurality of transistors and the complement of said signal to said third plurality of transistors.
Claim 6
Dependent Claim
215 words
An interconnect structure comprising: a plurality of lines; a first plurality of transistors, each transistor provided on one signal line; a first memory device for controlling the state of said first plurality of transistors, wherein said means for controlling provides a signal to a first group of said first plurality of transistors and provides the complement of said signal to a second group of said first plurality of transistors; a second plurality of transistors, each transistor coupled to a subset of said first plurality of transistors; a second memory device for controlling the state of said second plurality of transistors, wherein said means for controlling provides a signal to a first group of said second plurality of transistors and provides the complement of said signal to a second group of said second plurality of transistors; a third plurality transistors, each transistor coupled to a subset of said second plurality of transistors; a third memory device for controlling the state of said third plurality of transistors, wherein said means for controlling provides a signal to a first group of said third plurality of transistors and provides the complement of said signal to a second group of said third plurality of transistors, wherein one of said third plurality of transistors provides a signal on an output line.
Claim 7
Dependent Claim
215 words
An interconnect structure comprising: a plurality of lines; a first plurality of transistors, each transistor provided on one signal line; a first memory device for controlling the state of said first plurality of transistors, wherein said means for controlling provides a signal to a first group of said first plurality of transistors and provides the complement of said signal to a second group of said first plurality of transistors; a second plurality of transistors, each transistor coupled to a subset of said first plurality of transistors; a second memory device for controlling the state of said second plurality of transistors, wherein said means for controlling provides a signal to a first group of said second plurality of transistors and provides the complement of said signal to a second group of said second plurality of transistors; a third plurality transistors, each transistor coupled to a subset of said second plurality of transistors; a third memory device for controlling the state of said third plurality of transistors, wherein said means for controlling provides a signal to a first group of said third plurality of transistors and provides the complement of said signal to a second group of said third plurality of transistors, wherein one of said third plurality of transistors provides a signal on an output line.
References Cited (Backward Citations)
US4124899B1
Cited
US4124899A
Cited
US4870302A
Cited
USRE34363E
Cited
US4642487A
Cited
US4758985A
Cited
US4706216A
Cited
US4821233A
Cited
US4750155A
Cited
US5148390A
Cited
US4758745A
Cited
US4758745B1
Cited
US5157618A
Cited
US5243238A
Cited
US5343406A
Cited
US5260881A
Cited
US5267187A
Cited
US5198705A
Cited
EP0461798A2
Cited
US5144166A
Cited
US5079451A
Cited
US5122685A
Cited
US5280202A
Cited
US5313119A
Cited
US5241224A
Cited
US5319255A
Cited
US5323069A
Cited
WO1993005577A1
Cited
US5260611A
Cited
US5260610A
Cited
US5347519A
Cited
US5208491A
Cited
US5258668A
Cited
US5333279A
Cited
US5500609A
Cited
US5457410A
Cited
US5546596A
Cited
US5349250A
Cited
US5455525A
Cited
US5610536A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-15 | 2002-09-14 | 2003-03-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-15 | 2006-09-14 | 2007-03-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-15 | 2010-09-14 | 2011-03-16 | $7700.00 | Window Closed / Lapsed |