US5702979A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming a landing pad structure in an integrated circuit
Assignee: STMicroelectronics lnc USA
•
Filing: 1994-12-22
•
Granted: 1997-12-30
•
Expires: 2014-12-22
Abstract
Abstract A method is provided for forming an improved landing pad of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A first opening is formed through a first dielectric layer to expose a portion of a diffused region. A first polysilicon landing pad is formed over the first dielectric layer and in the opening. This landing pad will provide for smaller geometries and meet stringent design rules such as that for contact space to gate. A dielectric pocket is formed over the polysilicon landing pad over the active region. A second conductive landing pad is formed over the polysilicon landing pad and the dielectric pocket. A second dielectric layer is formed over the landing pad having a second opening therethrough exposing a portion of the landing pad. A conductive contact, such as aluminum, is formed in the second contact opening. The conductive contact will electrically connect with the diffused region through the landing pad. Misalignment of the conductrive contact opening over the landing pad may be tolerated without invading design rules. The landing pad and the dielectric pocket will enhance planarization to provide for better step coverage of the metal contact in the second opening.
Inventors
- 👤 Tsiu C. Chan
- 👤 Frank R. Bryant
- 👤 Loi N. Nguyen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 15:28
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0113; H10D89/00; H10D89/60; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/0698; H10W20/40; H10W20/41; H10W20/42; H10W20/435
Claims Analysis
Total Claims: 37
Claim 1
Independent Claim
129 words
A method of forming a portion of a semiconductor integrated circuit; comprising the steps of: forming an active region on a substrate; forming a first dielectric layer having a first opening therethrough exposing a portion of the active region; forming a first conductive layer in the first opening and on a portion of the first dielectric layer adjacent the first opening; forming a dielectric pocket over a portion of the first conductive layer overlying the active region; forming a second conductive layer over the first conductive layer and the dielectric pocket; and etching the first and the second conductive layers to form a landing pad in the first opening and over a portion of the first dielectric layer comprising the first and second conductive layers and the dielectric pocket.
Claim 2
Independent Claim
129 words
A method of forming a portion of a semiconductor integrated circuit; comprising the steps of: forming an active region on a substrate; forming a first dielectric layer having a first opening therethrough exposing a portion of the active region; forming a first conductive layer in the first opening and on a portion of the first dielectric layer adjacent the first opening; forming a dielectric pocket over a portion of the first conductive layer overlying the active region; forming a second conductive layer over the first conductive layer and the dielectric pocket; and etching the first and the second conductive layers to form a landing pad in the first opening and over a portion of the first dielectric layer comprising the first and second conductive layers and the dielectric pocket.
Claim 3
Dependent Claim
18 words
The method of claim 1, wherein the dielectric layer comprises an undoped oxide region adjacent the first opening.
Claim 4
Dependent Claim
20 words
The method of claim 2, wherein the undoped oxide comprises an oxide overlying a device structure adjacent the active region.
Claim 5
Dependent Claim
36 words
The method of claim 2, wherein the undoped oxide comprises a capping layer overlying a transistor adjacent the active region and a plurality of sidewall spacers along the side of the transistor adjacent the first opening.
Claim 6
Dependent Claim
20 words
The method of claim 1, wherein the active region is a shared contact in an upper portion of the substrate.
Claim 7
Dependent Claim
14 words
The method of claim 1, wherein the first conductive layer comprises a doped polysilicon.
Claim 8
Dependent Claim
20 words
The method of claim 6, wherein the first conductive layer has a thickness of between approximately 1000 to 2000 angstroms.
Claim 9
Dependent Claim
15 words
The method of claim 1, wherein the second conductive layer comprises a refractory metal silicide.
Claim 10
Dependent Claim
13 words
The method of claim 8, wherein the refractory metal silicide comprises tantalum silicide.
Claim 11
Dependent Claim
14 words
The method of claim 1, wherein the second conducive layer comprises a doped polysilicon.
Claim 12
Dependent Claim
20 words
The method of claim 1, wherein the second conductive layer has a thickness of between approximately 500 to 2000 angstroms.
Claim 13
Dependent Claim
11 words
The method of claim 1, wherein the dielectric pocket comprises spin-on-glass.
Claim 14
Dependent Claim
28 words
The method of claim 1, further comprising the steps of: forming a second dielectric layer over a portion of the second conductive layer and the first dielectric layer.
Claim 15
Dependent Claim
12 words
The method of claim 13, wherein the second dielectric layer comprises BPSG.
Claim 16
Dependent Claim
19 words
The method of claim 13, wherein the second dielectric layer comprises an undoped oxide layer underlying a BPSG layer.
Claim 17
Dependent Claim
19 words
The method of claim 11, wherein the second dielectric layer has a thickness of about 3000 to 12000 angstroms.
Claim 18
Dependent Claim
23 words
The method of claim 13, further comprising the step of: forming a conductive contact over the exposed portion of the second conductive layer.
Claim 19
Dependent Claim
13 words
The method of claim 17, wherein the conductive contact comprises an aluminum alloy.
Claim 20
Dependent Claim
14 words
The method of claim 17, wherein the conductive contact comprises an aluminum alloy/barrier bilayer.
Claim 21
Independent Claim
186 words
A method of forming a portion of a semiconductor integrated circuit; comprising the steps of: forming a plurality of devices over a portion of a substrate; forming an active region on a substrate between at least two devices; forming a first dielectric layer over the devices and the active region; etching the first dielectric layer to form a first opening exposing a portion of the active region; forming a doped polysilicon layer over the exposed portion of the active region in the opening and the first dielectric layer; forming a spin-on-glass layer over the first doped polysilicon layer; performing an etch back of the spin-on-glass to expose an upper portion of the doped polysilicon layer; forming a conductive layer over the doped polysilicon layer and the remaining spin-on-glass layer; and patterning and etching the conductive and doped polysilicon layers to form a landing pad; the polysilicon layer portion of the landing pad remaining in the opening and over a portion of the first dielectric layer and the conductive layer portion of the landing pad remaining over a portion of the polysilicon layer and over the spin-on-glass.
Claim 22
Independent Claim
186 words
A method of forming a portion of a semiconductor integrated circuit; comprising the steps of: forming a plurality of devices over a portion of a substrate; forming an active region on a substrate between at least two devices; forming a first dielectric layer over the devices and the active region; etching the first dielectric layer to form a first opening exposing a portion of the active region; forming a doped polysilicon layer over the exposed portion of the active region in the opening and the first dielectric layer; forming a spin-on-glass layer over the first doped polysilicon layer; performing an etch back of the spin-on-glass to expose an upper portion of the doped polysilicon layer; forming a conductive layer over the doped polysilicon layer and the remaining spin-on-glass layer; and patterning and etching the conductive and doped polysilicon layers to form a landing pad; the polysilicon layer portion of the landing pad remaining in the opening and over a portion of the first dielectric layer and the conductive layer portion of the landing pad remaining over a portion of the polysilicon layer and over the spin-on-glass.
Claim 23
Dependent Claim
44 words
The method of claim 20, further comprising the steps of: forming a second dielectric layer over the landing pad and the first dielectric layer; and patterning and etching the second dielectric layer to form a second opening exposing a portion of the landing pad.
Claim 24
Dependent Claim
44 words
The method of claim 20, further comprising the steps of: forming a second dielectric layer over the landing pad and the first dielectric layer; and patterning and etching the second dielectric layer to form a second opening exposing a portion of the landing pad.
Claim 25
Dependent Claim
23 words
The method of claim 21, wherein the aspect ratio of the second opening is less than the aspect ratio of the first opening.
Claim 26
Dependent Claim
22 words
The method of claim 22, further comprising the step of: forming a metal contact in the second opening over the landing pad.
Claim 27
Dependent Claim
22 words
The method of claim 21, wherein the devices comprise transistors, each transistors having a gate opxide, a gate electrode and sidewall spacers.
Claim 28
Dependent Claim
17 words
The method of claim 24, wherein the transistors further comprise a capping layer over the gate electrode.
Claim 29
Dependent Claim
12 words
The method of claim 25, wherein the capping layer comprises an oxide.
Claim 30
Dependent Claim
11 words
The method of claim 24, wherein the transistor spacers comprise oxide.
Claim 31
Dependent Claim
11 words
The method of claim 24, wherein the transistors spacers comprise nitride.
Claim 32
Dependent Claim
19 words
The method of claim 20, wherein the first dielectric layer comprises an undoped oxide region adjacent the first opening.
Claim 33
Dependent Claim
21 words
The method of claim 29, wherein the undoped oxide comprises an oxide layer overlying a device structure adjacent the active region.
Claim 34
Dependent Claim
18 words
The method of claim 30, wherein the first dielectric layer has a thickness of between approximately 500-2000 angstroms.
Claim 35
Dependent Claim
36 words
The method of claim 29, wherein the undoped oxide comprises a capping layer overlying a transistor adjacent the active region and a pluarlity of sidewall spacers along the side of the transistor adjacent the first opening.
Claim 36
Dependent Claim
14 words
The method of claim 20, wherein the second dielectric layer comprises a BPSG layer.
Claim 37
Dependent Claim
18 words
The method of claim 20, wherein the second dielectric layer comprises an undoped oxide underlying a BPSG layer.
References Cited (Backward Citations)
US4441247A
Cited
US4810666A
Cited
JPS62136856A
Cited
US5247199A
Cited
US4707457A
Cited
JPS62272555A
Cited
US4789885A
Cited
US5071783A
Cited
US4916397A
Cited
US4822749A
Cited
US4844776A
Cited
US4922311A
Cited
US4868138A
Cited
JPH01304807A
Cited
EP0369336A2
Cited
US5036383A
Cited
US4908332A
Cited
JPH0316220A
Cited
JPH0373531A
Cited
US4984056A
Cited
US5275972A
Cited
US5210429A
Cited
US4997790A
Cited
US5158910A
Cited
EP0499433A2
Cited
JPH04307732A
Cited
US5219789A
Cited
US5110752A
Cited
US5298463A
Cited
US5298792A
Cited
US5229326A
Cited
US5316976A
Cited
US5308795A
Cited
US5359226A
Cited
US5420058A
Cited
US5514622A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-12-29 | 2001-06-30 | 2001-12-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-12-29 | 2005-06-30 | 2005-12-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-12-29 | 2009-06-30 | 2009-12-30 | $7700.00 | Window Closed / Lapsed |