Patent US5638334A successfully refreshed from Google Patents.
US5638334A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit I/O using a high performance bus interface
Assignee: Rambus Inc
•
Filing: 1995-05-24
•
Granted: 1997-06-10
•
Expires: 2015-05-24
Abstract
Abstract The present invention includes a memory device having a plurality of independently addressable memory sections, each of the memory sections is assigned a portion of the range of addresses. A plurality of address registers coupled to the plurality of the memory sections, each address register for storing information indicating a portion of the range of addresses that corresponds to one of the plurality of memory sections. One of the plurality of the address registers specifies that a zero portion of the range of the addresses is assigned to one of the plurality of memory sections if the at least one of the plurality of the memory sections is defective.
Inventors
- 👤 Michael Farmwald
- 👤 Mark Horowitz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 19:53
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G11C7/1066; G06; G06F; G06F11/00; G06F11/006; G06F12/00; G06F12/02; G06F12/0215; G06F12/06; G06F12/0646; G06F12/0653; G06F12/0661; G06F12/0684; G06F13/00; G06F13/14; G06F13/16; G06F13/1605; G06F13/161; G06F13/1668; G06F13/1678; G06F13/1689; G06F13/1694; G06F13/36; G06F13/368; G06F13/376; G06F13/38; G06F13/42; G06F13/4204; G06F13/4234; G06F13/4239; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4076; G11C11/409; G11C11/4096; G11C29/00; G11C29/70; G11C29/88; G11C5/00; G11C5/02; G11C5/04; G11C5/06; G11C5/063; G11C5/066; G11C7/1006; G11C7/1012; G11C7/1015; G11C7/1045; G11C7/1057; G11C7/1069; G11C7/1072; G11C7/1078; G11C7/1084; G11C7/22; G11C7/222; G11C7/225; G11C8/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1048; G11C2207/00; G11C2207/10; G11C2207/105; G11C2207/108; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
133 words
A memory device addressable over a range of addresses, the memory device comprising: plurality of independently addressable memory sections, wherein each of the memory sections is assigned a portion of the range of addresses, each of the memory sections comprising an array of memory cells connected in rows and columns; and a plurality of address registers coupled to the plurality of memory sections, each address register for storing information indicating a portion of the range of addresses that corresponds to one of the plurality of memory sections, and wherein at least one of the plurality of address registers specifies that a zero portion of the range of addresses is assigned to at least one of the plurality of memory sections if the at least one of the plurality of memory sections is defective.
Claim 2
Dependent Claim
133 words
A memory device addressable over a range of addresses, the memory device comprising: plurality of independently addressable memory sections, wherein each of the memory sections is assigned a portion of the range of addresses, each of the memory sections comprising an array of memory cells connected in rows and columns; and a plurality of address registers coupled to the plurality of memory sections, each address register for storing information indicating a portion of the range of addresses that corresponds to one of the plurality of memory sections, and wherein at least one of the plurality of address registers specifies that a zero portion of the range of addresses is assigned to at least one of the plurality of memory sections if the at least one of the plurality of memory sections is defective.
Claim 3
Dependent Claim
25 words
The memory device of claim 1, wherein at least two of the plurality of memory sections correspond to contiguous portions of the range of addresses.
Claim 4
Dependent Claim
128 words
The memory device of claim 1, further comprising a plurality of sense amps, each sense amp being coupled to a column of the array of memory cells, each sense amp for sensing data stored in a selected memory cell, wherein a first subset of sense amps coupled to columns of a first memory section are for latching data sensed in the selected memory cells, and for transferring data that has been latched, wherein the columns of the first memory section are precharged to a value intermediate to logical 0 and 1 immediately after the data has been transferred such that the array of memory cells for the first memory section may be immediately sensed in response to a memory access request received after the data has been transferred.
Claim 5
Dependent Claim
51 words
The memory device of claim 3, wherein the first subset of sense amps latches data sensed in a previous memory access operation of the first memory section, the data latched by the first subset of sense amps being immediately available for access by subsequent memory operations of the first memory section.
Claim 6
Dependent Claim
58 words
The memory device of claim 4, wherein a second subset of sense amps coupled to columns of a second memory section latches data in a previous memory access operation of the second memory section, the data latched by the second plurality of sense amps being immediately available for access by subsequent memory operations of the second memory section.
Claim 7
Dependent Claim
17 words
The memory device of claim 3, wherein the memory device is formed on a single semiconductor substrate.
Claim 8
Dependent Claim
18 words
The memory device of claim 1, wherein the memory device is a dynamic random access memory device (DRAM).
Claim 9
Dependent Claim
147 words
A memory system addressable over a range of address, the memory system comprising: a first memory device; a second memory device; wherein the first and second memory devices each comprise: a plurality of independently addressable memory sections, wherein each of the memory sections corresponds to a portion of the range of addresses; and a plurality of address registers coupled to the plurality of memory sections, each address register storing information indicating a portion of the range of addresses that corresponds to one of the plurality of memory sections, wherein at least one of the plurality of address registers in the first or second memory device specifies that a zero portion of the range of addresses is assigned to at least one of the plurality of memory sections in the first or second memory device if the at least one of the plurality of memory sections is defective.
Claim 10
Dependent Claim
147 words
A memory system addressable over a range of address, the memory system comprising: a first memory device; a second memory device; wherein the first and second memory devices each comprise: a plurality of independently addressable memory sections, wherein each of the memory sections corresponds to a portion of the range of addresses; and a plurality of address registers coupled to the plurality of memory sections, each address register storing information indicating a portion of the range of addresses that corresponds to one of the plurality of memory sections, wherein at least one of the plurality of address registers in the first or second memory device specifies that a zero portion of the range of addresses is assigned to at least one of the plurality of memory sections in the first or second memory device if the at least one of the plurality of memory sections is defective.
Claim 11
Dependent Claim
51 words
The memory system of claim 8, wherein a first address register in the first memory device stores first information and a second address register in a second device stores second information such that corresponding first and second memory sections respond to a contiguous range of addresses within the range of addresses.
Claim 12
Dependent Claim
19 words
The memory system of claim 8, wherein the first memory device is a dynamic random access memory device (DRAM).
Claim 13
Dependent Claim
19 words
The memory system of claim 10, wherein the second memory device is a dynamic random access memory device (DRAM).
Claim 14
Dependent Claim
19 words
The memory system of claim 8, wherein the first memory device is formed on a first single semiconductor substrate.
Claim 15
Dependent Claim
19 words
The memory system of claim 12, wherein the second memory device is formed on a second single semiconductor substrate.
References Cited (Backward Citations)
US3633166A
Cited
US3740723A
Cited
US3771145A
Cited
US3771145B1
Cited
US3924241A
Cited
US3758761A
Cited
US3821715A
Cited
US3983537A
Cited
US3972028A
Cited
US3975714A
Cited
US3882470A
Cited
US4038648A
Cited
US3969706A
Cited
US4263650A
Cited
US4263650B1
Cited
US4007452A
Cited
US4099231A
Cited
US4191996A
Cited
US4333142A
Cited
US4247817A
Cited
US4205373A
Cited
US4234934A
Cited
US4315308A
Cited
US4249247A
Cited
US4354258A
Cited
US4286321A
Cited
US4306298A
Cited
US4443864A
Cited
US4468738A
Cited
US4355376A
Cited
US4630193A
Cited
US4811202A
Cited
US4421996A
Cited
US4595923A
Cited
US4481625A
Cited
US4488218A
Cited
US4449207A
Cited
US4571672A
Cited
US4649511A
Cited
US4646270A
Cited
US4882669A
Cited
US4635192A
Cited
US4660141A
Cited
US4745548A
Cited
US4775931A
Cited
US4649516A
Cited
US4758993A
Cited
US4675813A
Cited
US4860198A
Cited
US4933835A
Cited
US4748320A
Cited
US4779089A
Cited
US4719627A
Cited
US4706166A
Cited
US4785394A
Cited
US5117494A
Cited
US4818985A
Cited
US5038320A
Cited
US4837682A
Cited
US5040153A
Cited
US5193199A
Cited
US5111423A
Cited
US5038317A
Cited
US4932002A
Cited
US5129069A
Cited
US4998069A
Cited
US5175831A
Cited
US5371892A
Cited
US5012408A
Cited
US5301162A
Cited
US5410512A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-06-09 | 2000-12-09 | 2001-06-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-06-09 | 2004-12-09 | 2005-06-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-06-09 | 2008-12-09 | 2009-06-10 | $7700.00 | Window Closed / Lapsed |