Patent US4763946A successfully refreshed from Google Patents.
Patent US5500608A successfully refreshed from Google Patents.
US5500608A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Logic cell for field programmable gate array having optional internal feedback and optional cascade
Assignee: Xilinx Inc
•
Filing: 1994-11-14
•
Granted: 1996-03-19
•
Expires: 2014-11-14
Abstract
Abstract The logic cell of the current invention is useful in a field programmable logic device, particularly a device in which an interconnect structure is interconnected by antifuses, and logic cells are programmed using pass transistors. All input leads of the logic cell can be selectively inverted. The output signal from one logic cell can be cascaded as input to the adjacent cell for efficiently computing wide functions. An optional feedback path allows the cell to be optionally used for sequential functions without the delay caused by a feedback path through field programmed connections. Configuration units can serve the multiple purposes of selectively applying programming voltages to the interconnect structure, shifting in configuration information for configuring the interconnect structure, and capturing and shifting out states of the interconnect lines. A novel output buffer allows 3-state control from multiple sources. A novel reset circuit allows only the cells used as sequential elements to be reset, and only when reset would not cause contention with an input data signal.
Inventors
- 👤 F. Erich Goetting
- 👤 Stephen M. Trimberger
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 01:34
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17724; H03K19/17728; H03K19/1733; H03K19/1735; H03K19/1736; H03K19/17704
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
132 words
A logic cell comprising: an input buffer stage for receiving a plurality of input signals to said logic cell; a cascade-in combinational state including: a first logic device for receiving a signal from another logic cell and a first enabling/disabling signal; a second logic device for receiving an output signal from said first logic device and a first plurality of buffered signals from said input buffer stage; a feedback combinational stage including: a third logic device for receiving a feedback signal and a second enabling/disabling signal; and a fourth logic device for receiving an output signal from said third logic device and a second plurality of buffered signals from said input buffer state; and a logic circuit for receiving the output signals of said cascade-in combinational stage and said feedback combinational stage.
Claim 2
Dependent Claim
132 words
A logic cell comprising: an input buffer stage for receiving a plurality of input signals to said logic cell; a cascade-in combinational state including: a first logic device for receiving a signal from another logic cell and a first enabling/disabling signal; a second logic device for receiving an output signal from said first logic device and a first plurality of buffered signals from said input buffer stage; a feedback combinational stage including: a third logic device for receiving a feedback signal and a second enabling/disabling signal; and a fourth logic device for receiving an output signal from said third logic device and a second plurality of buffered signals from said input buffer state; and a logic circuit for receiving the output signals of said cascade-in combinational stage and said feedback combinational stage.
Claim 3
Dependent Claim
15 words
The logic cell of claim 1 wherein said first logic device is a logic gate.
Claim 4
Dependent Claim
15 words
The logic cell of claim 1 wherein said second logic device is a logic gate.
Claim 5
Dependent Claim
15 words
The logic cell of claim 1 wherein said third logic device is a logic gate.
Claim 6
Dependent Claim
15 words
The logic cell of claim 1 wherein said fourth logic device is a logic gate.
Claim 7
Dependent Claim
115 words
A logic cell comprising: an interconnect structure; an input buffer stage for receiving a plurality of input signals from said interconnect structure; a cascade-in combinational stage for receiving a signal from another logic cell, a first enabling/disabling signal, and a first plurality of buffered signals from said input buffer stage; a feedback combinational stage for receiving a feedback signal, a second enabling/disabling signal, and a second plurality of buffered signals from said input buffer stage; and a logic circuit for receiving the output signals of said cascade-in combinational stage and said feedback combinational stage, wherein said logic circuit provides an input signal to said feedback combinational stage and a cascade signal to another logic cell.
Claim 8
Dependent Claim
115 words
A logic cell comprising: an interconnect structure; an input buffer stage for receiving a plurality of input signals from said interconnect structure; a cascade-in combinational stage for receiving a signal from another logic cell, a first enabling/disabling signal, and a first plurality of buffered signals from said input buffer stage; a feedback combinational stage for receiving a feedback signal, a second enabling/disabling signal, and a second plurality of buffered signals from said input buffer stage; and a logic circuit for receiving the output signals of said cascade-in combinational stage and said feedback combinational stage, wherein said logic circuit provides an input signal to said feedback combinational stage and a cascade signal to another logic cell.
Claim 9
Dependent Claim
30 words
The logic cell of claim 6 further including an output driver stage for receiving an output signal of said logic circuit and providing an output signal to said interconnect structure.
Claim 10
Dependent Claim
17 words
The logic cell of claim 6 wherein said input buffer stage includes a plurality of programmable buffers.
Claim 11
Dependent Claim
17 words
The logic cell of claim 6 wherein said cascade-in combinational stage includes a plurality of logic devices.
Claim 12
Dependent Claim
57 words
The logic cell of claim 9 wherein said plurality of logic devices includes a first logic gate for receiving said signal from another logic cell and said first enabling/disabling signal, and a second logic gate for receiving an output signal from said first logic gate and said first plurality of buffered signals from said input buffer stage.
Claim 13
Dependent Claim
17 words
The logic cell of claim 6 wherein said feedback combinational stage includes a plurality of logic devices.
Claim 14
Dependent Claim
54 words
The logic cell of claim 11 wherein said plurality of logic devices includes a first logic gate for receiving said feedback signal and said second enabling/disabling signal, and a second logic gate for receiving an output signal from said first logic gate and said second plurality of buffered signals from said input buffer stage.
Claim 15
Dependent Claim
16 words
The logic cell of claim 6 wherein said logic circuit includes a plurality of logic devices.
Claim 16
Dependent Claim
27 words
The logic cell of claim 13 wherein said plurality of logic devices includes means for receiving signals from said cascade combinational stage and said feedback combinational stage.
Claim 17
Dependent Claim
54 words
The logic cell of claim 14 wherein said means for receiving includes a first logic gate for receiving an output signal from said cascade-in combinational stage, a second logic gate for receiving an output signal from said feedback combinational stage, and a multiplexer for receiving output signals from said first and second logic gates.
References Cited (Backward Citations)
US3473160A
Cited
US3987286A
Cited
US4157480A
Cited
US4334212A
Cited
US4558236A
Cited
US4870302A
Cited
US4628217A
Cited
US4786824A
Cited
US4612459A
Cited
US4642487A
Cited
US5144158A
Cited
US4706216A
Cited
US4758985A
Cited
US4758746A
Cited
US4872137A
Cited
US4758745B1
Cited
US4758745A
Cited
US5019736A
Cited
US5155389A
Cited
US4761570A
Cited
US4849653A
Cited
US4933575A
Cited
US4933575B1
Cited
US4912348A
Cited
US4912348B1
Cited
US4982113A
Cited
US5095523A
Cited
US5068549A
Cited
US5068549B1
Cited
US5028821A
Cited
US5198705A
Cited
US5151621A
Cited
US5144166A
Cited
US5117124A
Cited
US5220213A
Cited
US5121006A
Cited
US5191243A
Cited
US5258668A
Cited
US5291079A
Cited
US5319254A
Cited
US5331226A
Cited
US5365125A
Cited
US5386154A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-19 | 1999-09-18 | 2000-03-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-19 | 2003-09-18 | 2004-03-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-19 | 2007-09-18 | 2008-03-19 | $7700.00 | Window Closed / Lapsed |