Patent US5057447A successfully refreshed from Google Patents.
US5057447A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Silicide/metal floating gate process
Assignee: Texas Instruments Inc
•
Filing: 1990-07-09
•
Granted: 1991-10-15
•
Expires: 2010-07-09
Abstract
Abstract The invention provides an integrated circuit capacitor with a silicided polysilicon electrode (which silicide has not been used as an etch stop) as a bottom plate and a metal layer as a top plate. Subsequent to the formation of a patterned polysilicon layer, a multilevel dielectric is formed, and a via is etched therethrough to a polysilicon capacitor bottom plate. Then the polysilicon bottom plate is clad with a refractory metal silicide. The capacitor dielectric is then deposited, such a dielectric preferably consisting of an oxide/nitride layered dielectric. Contacts are etched to diffusion and to polysilicon electrodes as desired, and metal is deposited and patterned to form the top electrode of the capacitor over the capacitor dielectric, and to make contact as desired to diffusion and to polysilicon. This provides an improved silicide layer in the capacitor, as compared to processes which etch through oxide down to the silicide, and thus are using the silicide as an etch stop.
Inventors
- 👤 James L. Paterson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 21:08
CPC Classifications
H; H10; H10D; H10D84/00; H10D1/00; H10D1/60; H10D1/68; H10D64/00; H10D64/01; H10D64/031; H10D64/035; H10B; H10B69/00
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
214 words
A method for fabricating a floating-gate transistor at a surface of a semiconductor body, said method comprising the steps of: forming a field dielectric structure at said surface, to define a moat region not covered by said field dielectric structure; forming source diffusion and a drain diffusion at said moat region; forming a floating gate, comprising polycrystalline silicon, said floating gate having a capacitor bottom plate section disposed over said field dielectric structure, and having a gate portion extending off of said field dielectric and disposed between said source and drain diffusions; forming a multilevel dielectric layer overall; removing a portion of said multilevel dielectric layer over said capacitor bottom plate section to expose a portion thereof; forming a silicide film, disposed on said exposed portion of said capacitor bottom plate section; forming a capacitor dielectric overall; removing a portion of said capacitor dielectric and said multilevel dielectric layer over said moat region to expose a portion thereof; and forming a patterned conductor layer, comprising a metal layer, with a first portion comprising a top plate disposed over and in contact with said capacitor dielectric layer at said capacitor bottom plate section, and a second portion disposed over and in direct contact with at least one of said source diffusion and said drain diffusion.
Claim 2
Independent Claim
214 words
A method for fabricating a floating-gate transistor at a surface of a semiconductor body, said method comprising the steps of: forming a field dielectric structure at said surface, to define a moat region not covered by said field dielectric structure; forming source diffusion and a drain diffusion at said moat region; forming a floating gate, comprising polycrystalline silicon, said floating gate having a capacitor bottom plate section disposed over said field dielectric structure, and having a gate portion extending off of said field dielectric and disposed between said source and drain diffusions; forming a multilevel dielectric layer overall; removing a portion of said multilevel dielectric layer over said capacitor bottom plate section to expose a portion thereof; forming a silicide film, disposed on said exposed portion of said capacitor bottom plate section; forming a capacitor dielectric overall; removing a portion of said capacitor dielectric and said multilevel dielectric layer over said moat region to expose a portion thereof; and forming a patterned conductor layer, comprising a metal layer, with a first portion comprising a top plate disposed over and in contact with said capacitor dielectric layer at said capacitor bottom plate section, and a second portion disposed over and in direct contact with at least one of said source diffusion and said drain diffusion.
Claim 3
Dependent Claim
88 words
The method of claim 1, wherein said step of forming said top plate comprises: forming a first metal layer in contact with said capacitor dielectric prior to the step of removing a portion of said multilevel dielectric layer over said moat region; and forming a second metal layer in contact with said first metal layer after said step of removing a portion of said multilevel dielectric layer over said moat region, wherein said second metal layer is in direct contact with said exposed portion of said moat region.
Claim 4
Dependent Claim
14 words
The method of claim 2, wherein said first metal layer comprises titanium and tungsten.
Claim 5
Dependent Claim
34 words
The method of claim 1, wherein said step of forming a capacitor dielectric comprises: forming a layer of silicon dioxide overall; and forming a layer of silicon nitride over said layer of silicon dioxide.
Claim 6
Dependent Claim
19 words
The method of claim 1, wherein said depositing steps are performed by way of low pressure chemical vapor deposition.
Claim 7
Dependent Claim
75 words
The method of claim 1, wherein said step of removing a portion of said multilevel dielectric layer over said capacitor bottom plate section to expose a portion thereof also exposes portions of said multilevel dielectric layer over said source or drain diffusions, and said step of forming a silicide film disposed on said exposed portion of said capacitor bottom plate section, also forms a silicide film on exposed portions of said source or drain diffusions.
References Cited (Backward Citations)
US4288256A
Cited
US4198693A
Cited
US4203125A
Cited
US4410867A
Cited
US4732872A
Cited
US4472726A
Cited
US4419812A
Cited
US4630086A
Cited
JPS59105351A
Cited
US4613956A
Cited
US4466177A
Cited
JPS6022355A
Cited
JPS60148168A
Cited
US4606114A
Cited
US4589056A
Cited
US4768080A
Cited
US4700457A
Cited
US4635347A
Cited
US4686000A
Cited
JPS621262A
Cited
US4628405A
Cited
US4683554A
Cited
US4619887A
Cited
US4638400A
Cited
US4799992A
Cited
US4734887A
Cited
US4825271A
Cited
JPS6394664A
Cited
US4760034A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-14 | 1995-04-15 | 1995-10-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-14 | 1999-04-15 | 1999-10-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-14 | 2003-04-15 | 2003-10-15 | $7700.00 | Window Closed / Lapsed |