Patent US1942247A successfully refreshed from Google Patents.
Patent US4982262A successfully refreshed from Google Patents.
US4982262A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Inverted groove isolation technique for merging dielectrically isolated semiconductor devices
Assignee: Nokia Bell Labs
•
Filing: 1985-01-15
•
Granted: 1991-01-01
•
Expires: 2005-01-15
Abstract
Abstract An area saving dielectrically isolated semiconductor structure is disclosed which allows for the merger of a plurality of active devices, which share a common terminal, in a single dielectrically isolated (DI) island, or tub. In particular, an isolation groove is formed in the bottom of the DI tub and extends upwards toward the top surface of the semiconductor structure. The common diffusion region associated with the common terminal is located in the DI tub directly over the isolation groove. The isolation groove and common diffusion region thus separate the single DI tub into isolated sections, where a separate active device can be formed in each section. Isolation is achieved through the interaction of the groove with the common diffusion region to "pinch off" the conductive channel between devices in the DI tub. In a preferred embodiment, an inverted V-shaped isolation groove is utilized so as not to complicate the fabrication process. In order to merge a large plurality of devices in a single DI tub, a plurality of isolation grooves may be utilized to divide the single DI tub into a number of separate isolated sections.
Inventors
- 👤 Adrian R. Hartman
- 👤 James E. Kohl
- 👤 Robert S. Scott
- 👤 Harry T. Weston
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 08:51
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/019; H10W10/10
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
190 words
A dielectrically isolated semiconductor structure comprising a merged plurality of active semiconductor devices which share at least one common terminal, said dielectrically isolated semiconductor comprising a mechanical supporting substrate including a relatively planar top surface upon which said plurality of active semiconductor devices are formed; a dielectrically isolated semiconductor region of a first conductivity type formed in said supporting substrate wherein said isolated semiconductor region comprises a bottom surface, and a top surface, said top surface coinciding with the top surface of said supporting substrate, said dielectrically isolated semiconductor region further comprising at least one isolation groove extending upwards from said bottom surface towards said top surface; a common diffusion region of a second conductivity type associated with the common terminal of the plurality of merged active semiconductor devices and disposed in said top surface of said semiconductor region over said at least one isolation groove; and a plurality of diffusion regions of both the first and second conductivity types disposed in a spaced apart relationship with said at least one isolation groove, said plurality of diffusion regions disposed so as to form the plurality of merged active semiconductor devices.
Claim 2
Dependent Claim
190 words
A dielectrically isolated semiconductor structure comprising a merged plurality of active semiconductor devices which share at least one common terminal, said dielectrically isolated semiconductor comprising a mechanical supporting substrate including a relatively planar top surface upon which said plurality of active semiconductor devices are formed; a dielectrically isolated semiconductor region of a first conductivity type formed in said supporting substrate wherein said isolated semiconductor region comprises a bottom surface, and a top surface, said top surface coinciding with the top surface of said supporting substrate, said dielectrically isolated semiconductor region further comprising at least one isolation groove extending upwards from said bottom surface towards said top surface; a common diffusion region of a second conductivity type associated with the common terminal of the plurality of merged active semiconductor devices and disposed in said top surface of said semiconductor region over said at least one isolation groove; and a plurality of diffusion regions of both the first and second conductivity types disposed in a spaced apart relationship with said at least one isolation groove, said plurality of diffusion regions disposed so as to form the plurality of merged active semiconductor devices.
Claim 3
Dependent Claim
22 words
A dielectrically isolated semiconductor structure as defined in claim 1 wherein the at least one groove comprises an inverted V-shape in cross-section.
Claim 4
Dependent Claim
43 words
A dielectrically isolated semiconductor structure as defined in claim 1 wherein the plurality of active semiconductor devices comprises a pair of npn transistors each transistor including a collector, emitter, and base region, wherein said pair of npn transistors share a common collector region.
Claim 5
Dependent Claim
163 words
A dielectrically isolated semiconductor structure as defined in claim 3 wherein the supporting substrate is a polycrystalline semiconductor of n-type conductivity, the dielectrically isolated semiconductor region is of p-type conductivity and includes a single isolation groove for partitioning said dielectrically isolated semiconductor region into a first and a second isolated section, the common diffusion region is of n-type conductivity and is defined as the common collector region, and the plurality of diffusion regions comprises a first p-type diffusion region formed in said first isolated section and defined as the base region of a first npn transistor of the pair of npn transistors and including an n-type diffused area defined as the emitter region of said first npn transistor; and a second p-type diffusion region formed in said second isolated section and defined as the base region of a second npn transistor of said pair of npn transistors and including an n-type diffused area defined as the emitter region of said second npn transistor.
Claim 6
Dependent Claim
43 words
A dielectrically isolated semiconductor structure as defined in claim 1 wherein the plurality of active semiconductor devices comprises a pair of pnp transistors, each transistor including a base, emitter, and collector region, wherein said pair of pnp transistors share a common base region.
Claim 7
Dependent Claim
216 words
A dielectrically isolated semiconductor structure as defined in claim 5 wherein the supporting substrate is a polycrystalline semiconductor of n-type conductivity, the dielectrically isolated semiconductor region is of p-type conductivity and includes a single isolation groove for partitioning said dielectrically isolated semiconductor region into a first and a second isolated section, the common diffusion region is of n-type conductivity and is defined as the common base region and extends from said first isolated section over the isolating groove and into said second isolated section, and the plurality of diffusion regions comprises a first p-type diffusion region formed in said first isolated section and defined as the collector region of a first pnp transistor of the pair of pnp transistors; a second p-type diffusion region formed in said second isolated section and defined as the collector region of a second pnp transistor of said pair of pnp transistors; a first p-type diffused area contained in said first n-type diffusion region and located in said first isolated section, said first p-type diffused area defined as the emitter region of said first pnp transistor; and a second p-type diffused area contained in said first n-type diffusion region and located in said second isolated section, said second p-type diffused area defined as the emitter region of said second pnp transistor.
Claim 8
Dependent Claim
120 words
A dielectrically isolated semiconductor structure as defined in claim 1 wherein the mechanical supporting substrate is defined as having a plurality of four faces, said plurality of four faces being vertical walls extending downwardly from the relatively planar top surface of said supporting substrate, the at least one isolation groove comprising a first plurality of X grooves extending from a first face of said plurality of four faces to a second parallel face and a second plurality of Y grooves extending from a third face of said plurality of four faces to a fourth, parallel face, wherein the intersection of said first and second plurality of isolation grooves partions said dielectrically isolated semiconductor region into (X+1) x (Y+1) isolated sections.
References Cited (Backward Citations)
US3829889A
Cited
US3598664A
Cited
US3579391A
Cited
US3509433A
Cited
US3488564A
Cited
US3648130A
Cited
US3879745A
Cited
US3702947A
Cited
US3813588A
Cited
US3966577A
Cited
US3938176A
Cited
US4054898A
Cited
US3956033A
Cited
US3913124A
Cited
US4309714A
Cited
US4320411A
Cited
US4269636A
Cited
US4255207A
Cited
US4280855A
Cited
US4274909A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-12-31 | 1994-07-02 | 1995-01-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-12-31 | 1998-07-02 | 1999-01-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-12-31 | 2002-07-02 | 2003-01-01 | $7700.00 | Window Closed / Lapsed |