US4713329A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Well mask for CMOS process
Assignee: Silicon Systems Inc
•
Filing: 1985-07-22
•
Granted: 1987-12-15
•
Expires: 2005-07-22
Abstract
Abstract A method of forming CMOS transistors with self-aligned field regions. First and second spaced apart areas are provided on a silicon substrate. A masking member is formed protecting the first of said areas and exposing the second. The exposed area is doped with a p-type material which is driven in to form a p-well. The same region is again doped with additional p-type material after which the CMOS transistors are fabricated.
Inventors
- 👤 Robert Fang
- 👤 Jerry Wang
- 👤 Victor Liang
- 👤 Joseph Farb
- 👤 Chung Hsu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 18:00
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0191; H10D84/02; H10D84/03; H10D84/038; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/0128; H10W10/10; H10W10/13
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
134 words
A method of forming complementary metal oxide semiconductor transistors with field regions fabricated without using additional field masks comprising, in the sequence provided, the steps of: A. providing on a first conductivity type silicon substrate first and second spaced apart areas for said complementary metal oxide semiconductor transistors; B. forming a masking member on said substrate protecting the first of said areas and exposing the second; C. doping the second area with second conductivity type modifiers; D. driving in said second conductivity type modifiers to form a well region; E. further doping the second area with additional well dopant of said second conductivity type modifiers without increasing the size of said second area exposed by said masking member; and F. fabricating complementary metal oxide semiconductor transistors in said first and second spaced apart areas.
Claim 2
Independent Claim
134 words
A method of forming complementary metal oxide semiconductor transistors with field regions fabricated without using additional field masks comprising, in the sequence provided, the steps of: A. providing on a first conductivity type silicon substrate first and second spaced apart areas for said complementary metal oxide semiconductor transistors; B. forming a masking member on said substrate protecting the first of said areas and exposing the second; C. doping the second area with second conductivity type modifiers; D. driving in said second conductivity type modifiers to form a well region; E. further doping the second area with additional well dopant of said second conductivity type modifiers without increasing the size of said second area exposed by said masking member; and F. fabricating complementary metal oxide semiconductor transistors in said first and second spaced apart areas.
Claim 3
Dependent Claim
26 words
The method of claim 1 wherein said first and second spaced apart areas are in part covered by silicon nitride prior to forming said masking member.
Claim 4
Dependent Claim
20 words
The method of claim 2 wherein a field oxide is formed on the silicon substrate after applying said silicon nitride.
Claim 5
Dependent Claim
25 words
The method of claim 1 further comprising the step of substantially uniformly doping the silicon substrate with n-type material prior to fabricating said CMOS transistors.
Claim 6
Independent Claim
166 words
A method of forming complementary metal oxide semiconductor transistors with field regions fabricated without using additional masking steps comprising, in the sequence provided, the steps of: A. providing on a first conductivity type silicon substrate first and second spaced apart areas; B. selectively applying silicon nitride to said first and second areas; C. applying a field oxide over portions of said silicon substrate; D. providing a well mask to substantially cover the first of said areas but not the second of said areas; E. doping the exposed second area with second conductivity type modifiers; F. etching portions of said field oxide in said second area; G. forming a well region by driving in said second conductivity type modifiers; H. uniformly applying additional said second conductivity type modifiers to the substrate which passes into the substrate in said well region but not in regions covered with field oxide and silicon nitride; and I. fabricating complementary metal oxide semiconductor transistors in said first and second spaced apart areas.
Claim 7
Independent Claim
166 words
A method of forming complementary metal oxide semiconductor transistors with field regions fabricated without using additional masking steps comprising, in the sequence provided, the steps of: A. providing on a first conductivity type silicon substrate first and second spaced apart areas; B. selectively applying silicon nitride to said first and second areas; C. applying a field oxide over portions of said silicon substrate; D. providing a well mask to substantially cover the first of said areas but not the second of said areas; E. doping the exposed second area with second conductivity type modifiers; F. etching portions of said field oxide in said second area; G. forming a well region by driving in said second conductivity type modifiers; H. uniformly applying additional said second conductivity type modifiers to the substrate which passes into the substrate in said well region but not in regions covered with field oxide and silicon nitride; and I. fabricating complementary metal oxide semiconductor transistors in said first and second spaced apart areas.
Claim 8
Dependent Claim
44 words
The method of claim 5 further comprising the steps of: A. removing the field oxide after uniform application of the additional said second conductivity type modifiers to the substrate followed by: B. uniformly applying first conductivity type modifiers to the surface of the substrate.
Claim 9
Dependent Claim
19 words
The method of claim 1 wherein said well region is formed to a depth of at least 2 μm.
Claim 10
Dependent Claim
21 words
The method of claim 1 wherein said well region is formed to a depth of approximately 2 μm to 20 μm.
Claim 11
Dependent Claim
17 words
The method of claim 1 wherein said substrate has a resistivity in the range of 0.9-1.2 ohm-cm.
Claim 12
Dependent Claim
17 words
The method of claim 5 wherein said substrate has a resistivity in the range of 0.9-1.2 ohm-cm.
Claim 13
Independent Claim
161 words
A method of forming complementary metal oxide semiconductor transistors with field regions fabricated without using additional masking steps comprising, in the sequence provided, the steps of: A. providing on an n-type silicon substrate first and second spaced apart areas; B. selectively applying silicon nitride to said first and second areas; C. applying a field oxide over portions of said silicon substrate; D. providing a well mask to substantially cover the first of said areas but not the second of said areas; E. doping the exposed second area with a p-type material; F. etching portions of said field oxide in said second area; G. forming a the p-well region by driving in said second conductivity type modifiers; H. uniformly applying additional p-type material to the substrate which passes into the substrate in the p-well region but not in regions covered with field oxide and silicon nitride; and I. fabricating complementary metal oxide semiconductor transistors in said first and second spaced apart areas.
Claim 14
Independent Claim
161 words
A method of forming complementary metal oxide semiconductor transistors with field regions fabricated without using additional masking steps comprising, in the sequence provided, the steps of: A. providing on an n-type silicon substrate first and second spaced apart areas; B. selectively applying silicon nitride to said first and second areas; C. applying a field oxide over portions of said silicon substrate; D. providing a well mask to substantially cover the first of said areas but not the second of said areas; E. doping the exposed second area with a p-type material; F. etching portions of said field oxide in said second area; G. forming a the p-well region by driving in said second conductivity type modifiers; H. uniformly applying additional p-type material to the substrate which passes into the substrate in the p-well region but not in regions covered with field oxide and silicon nitride; and I. fabricating complementary metal oxide semiconductor transistors in said first and second spaced apart areas.
Claim 15
Dependent Claim
38 words
The method of claim 11 further comprising the steps of: A. removing the field oxide after uniform application of the p-type material to the substrate followed by: B. uniformly applying n-type material to the surface of the substrate.
Claim 16
Dependent Claim
18 words
The method of claim 12 wherein said p-well is formed to a depth of at least 2 μm.
Claim 17
Dependent Claim
20 words
The method of claim 13 wherein said p-well is formed to a depth of approximately 2 μm to 20 μm.
Claim 18
Dependent Claim
17 words
The method of claim 11 wherein said substrate has a resistivity in the range of 0.9-1.2 ohm-cm.
References Cited (Backward Citations)
US3876472A
Cited
US4047284A
Cited
US3983620A
Cited
US4043025A
Cited
US4152717A
Cited
US4013484A
Cited
US4143388A
Cited
US4045259A
Cited
US4183134A
Cited
US4135955A
Cited
US4131907A
Cited
US4314857A
Cited
US4306916A
Cited
US4282648A
Cited
US4295266A
Cited
US4376336A
Cited
US4335504A
Cited
US4391650A
Cited
US4420872A
Cited
US4373253A
Cited
US4382827A
Cited
US4385947A
Cited
US4372033A
Cited
US4409726A
Cited
US4412375A
Cited
US4517731A
Cited
US4567640A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-12-14 | 1991-06-15 | 1991-12-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-12-14 | 1995-06-15 | 1995-12-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-12-14 | 1999-06-15 | 1999-12-15 | $7700.00 | Window Closed / Lapsed |