US6566746B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Panel stacking of BGA devices to form three-dimensional modules
Assignee: M-Red Inc
•
Filing: 2001-12-14
•
Granted: 2003-05-20
•
Expires: 2021-12-14
Abstract
Abstract A chip stack comprising at least one base layer including a base substrate having a first conductive pattern disposed thereon. The chip stack further comprises at least one interconnect frame having a second conductive pattern disposed thereon which is electrically connected to the first conductive pattern of the base layer. Also included in the chip stack are at least two integrated circuit chip packages. The integrated circuit chip packages may each be electrically connected to the first conductive pattern of the base layer such that one of the integrated circuit chip packages is at least partially circumvented by the interconnect frame. Alternatively, one of the integrated circuit chip packages may be electrically connected to the first conductive pattern, with the remaining integrated circuit chip package being attached to the base substrate and at least partially circumvented by the interconnect frame such that the circumvented integrated circuit chip package and the second conductive pattern of the interconnect frame collectively define a composite footprint for the chip stack. A transposer layer may be included as a portion of each chip stack, with the transposer layer including a third conductive pattern specifically configured to provide a CSP-TSOP interface.
Inventors
- 👤 Harlan R. Isaak
- 👤 Andrew C. Ross
- 👤 Glen E. Roeters
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:02
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/02; H05K1/14; H05K1/141; H10; H10W; H10W90/00; H05K1/144; H05K2201/00; H05K2201/10; H05K2201/10227; H05K2201/10378; H05K2201/10431; H05K2201/10507; H05K2201/10515; H05K2201/10613; H05K2201/10621; H05K2201/10674; H05K2201/20; H05K2201/2018; H05K3/00; H05K3/30; H05K3/32; H05K3/34; H05K3/341; H05K3/3431; H05K3/3436; H05K3/36; H05K3/368; H10W72/00; H10W72/071; H10W72/072; H10W72/07251; H10W72/20; H10W90/20; H10W90/22; H10W90/291; H10W90/297; H10W90/701; H10W90/721; H10W90/724
Claims Analysis
Total Claims: 42
Claim 1
Independent Claim
127 words
A chip stack comprising: at least one base layer, the base layer comprising: a base substrate; and a first conductive pattern disposed on the base substrate; at least one interconnect frame having a second conductive pattern disposed thereon which is electrically connected to the first conductive pattern of the base layer; a transposer layer comprising: a transposer substrate; and a third conductive pattern disposed on the transposer substrate and electrically connected to the second conductive pattern of the interconnect frame; at least two integrated circuit chip packages electrically connected to respective ones of the first and third conductive patterns; the interconnect frame being disposed between the base and transposer layers, with one of the integrated circuit chip packages being at least partially circumvented by the interconnect frame.
Claim 2
Dependent Claim
127 words
A chip stack comprising: at least one base layer, the base layer comprising: a base substrate; and a first conductive pattern disposed on the base substrate; at least one interconnect frame having a second conductive pattern disposed thereon which is electrically connected to the first conductive pattern of the base layer; a transposer layer comprising: a transposer substrate; and a third conductive pattern disposed on the transposer substrate and electrically connected to the second conductive pattern of the interconnect frame; at least two integrated circuit chip packages electrically connected to respective ones of the first and third conductive patterns; the interconnect frame being disposed between the base and transposer layers, with one of the integrated circuit chip packages being at least partially circumvented by the interconnect frame.
Claim 3
Dependent Claim
39 words
The chip stack of claim 1 wherein: the integrated circuit chip packages each comprise a CSP device; and the third conductive pattern of the transposer layer is sized and configured to provide a TSOP interface for the chip stack.
Claim 4
Dependent Claim
144 words
The chip stack of claim 1 wherein: the base substrate defines opposed top and bottom surfaces; and the first conductive pattern comprises: a first set of base pads disposed on the top surface of the base substrate; a second set of base pads disposed on the top surface of the base substrate and electrically connected to respective ones of the base pads of the first set; and a third set of base pads disposed on the bottom surface of the base substrate and electrically connected to respective ones of the base pads of the second set; one of the integrated circuit chip packages being disposed upon the top surface of the base substrate and electrically connected to at least some of the base pads of the first set, with the base pads of the third set being electrically connected to the second conductive pattern.
Claim 5
Dependent Claim
125 words
The chip stack of claim 3 wherein: the interconnect frame defines opposed top and bottom surfaces; and the second conductive pattern comprises: a first set of frame pads disposed on the top surface of the interconnect frame; and a second set of frame pads disposed on the bottom surface of the interconnect frame and electrically connected to respective ones of the frame pads of the first set; the interconnect frame being disposed between the base and transposer layers such that the frame pads of the first set are electrically connected to respective ones of the base pads of the third set of the base layer, and the frame pads of the second set are electrically connected to the third conductive pattern of the transposer layer.
Claim 6
Dependent Claim
169 words
The chip stack of claim 4 wherein: the transposer substrate defines opposed top and bottom surfaces; and the third conductive pattern comprises: a first set of transposer pads disposed on the top surface of the transposer substrate; a second set of transposer pads disposed on the top surface of the transposer substrate and electrically connected to respective ones of the transposer pads of the first set; a third set of transposer pads disposed on the top surface of the transposer substrate and electrically connected to respective ones of the transposer pads of the second set; and a fourth set of transposer pads disposed on the bottom surface of the transposer substrate and electrically connected to respective ones of the transposer pads of the third set; one of the integrated circuit chip packages being electrically connected to at least some of the transposer pads of the first set, with the frame pads of the second set being electrically connected to respective ones of the transposer pads of the second set.
Claim 7
Dependent Claim
73 words
The chip stack of claim 5 wherein: the base pads of the first set and the transposer pads of the first set are arranged in identical patterns; the base pads of the second and third sets, the frame pads of the first and second sets, and the transposer pads of the second set are arranged in identical patterns; and the transposer pads of the third and fourth sets are arranged in identical patterns.
Claim 8
Dependent Claim
106 words
The chip stack of claim 6 wherein: the transposer and base substrates each have a generally rectangular configuration defining opposed pairs of longitudinal and lateral peripheral edge segments; the interconnect frame has a generally rectangular configuration defining opposed pairs of longitudinal and lateral side sections; the transposer pads of the third and fourth sets extend along the longitudinal edge segments of the transposer substrate; the first and second sets of frame pads extend along the longitudinal and lateral side sections of the interconnect frame; and the second and third sets of base pads extend along the longitudinal and lateral peripheral edge segments of the base substrate.
Claim 9
Dependent Claim
25 words
The chip stack of claim 6 wherein the transposer pads of the fourth set are arranged in a pattern configured to provide a TSOP interface.
Claim 10
Dependent Claim
91 words
The chip stack of claim 6 wherein the integrated circuit chip packages each comprise: a package body having opposed, generally planar top and bottom surfaces; and a plurality of conductive contacts disposed on the bottom surface of the package body; the conductive contacts of one of the integrated circuit chip packages being electrically connected to respective ones of the base pads of the first set, with the conductive contacts of one of the integrated circuit chip packages being electrically connected to respective ones of the transposer pads of the first set.
Claim 11
Dependent Claim
30 words
The chip stack of claim 9 wherein the base pads of the first set, the transposer pads of the first set, and the conductive contacts are arranged in identical patterns.
Claim 12
Dependent Claim
59 words
The chip stack of claim 9 wherein the package body of each of the integrated circuit chip packages and the interconnect frame are sized relative to each other such that the top surface of the package body of the integrated circuit chip package at least partially circumvented by the interconnect frame does not protrude beyond the top surface thereof.
Claim 13
Dependent Claim
18 words
The chip stack of claim 9 wherein each of the integrated circuit chip packages comprises a CSP device.
Claim 14
Dependent Claim
33 words
The chip stack of claim 12 wherein the integrated circuit chip packages are each selected from the group consisting of: a BGA device; a fine pitch BGA device; and a flip chip device.
Claim 15
Dependent Claim
27 words
The chip stack of claim 12 wherein the transposer pads of the fourth set are arranged in a pattern which is configured to provide a TSOP interface.
Claim 16
Dependent Claim
103 words
A chip stack comprising: at least one base layer, the base layer comprising: a base substrate; and a first conductive pattern disposed on the base substrate; at least one interconnect frame having a second conductive pattern disposed thereon which is electrically connected to the first conductive pattern of the base layer and electrically connectable to another component; and at least two integrated circuit chip packages, one of the integrated circuit chip packages being electrically connected to the first conductive pattern, with one of the integrated circuit chip packages being attached to the base substrate and at least partially circumvented by the interconnect frame.
Claim 17
Dependent Claim
103 words
A chip stack comprising: at least one base layer, the base layer comprising: a base substrate; and a first conductive pattern disposed on the base substrate; at least one interconnect frame having a second conductive pattern disposed thereon which is electrically connected to the first conductive pattern of the base layer and electrically connectable to another component; and at least two integrated circuit chip packages, one of the integrated circuit chip packages being electrically connected to the first conductive pattern, with one of the integrated circuit chip packages being attached to the base substrate and at least partially circumvented by the interconnect frame.
Claim 18
Dependent Claim
60 words
The chip stack of claim 15 wherein: each of the integrated circuit chip packages includes a plurality of conductive contacts; and the second conductive pattern of the interconnect frame and the conductive contacts of the integrated circuit chip package attached to the base substrate collectively define a composite footprint of the chip stack which is electrically connectable to another component.
Claim 19
Dependent Claim
162 words
The chip stack of claim 15 wherein: the base substrate defines opposed top and bottom surfaces; and the first conductive pattern comprises: a first set of base pads disposed on the top surface of the base substrate; a second set of base pads disposed on the top surface of the base substrate and electrically connected to respective ones of the base pads of the first set; and a third set of base pads disposed on the bottom surface of the base substrate and electrically connected to respective ones of the base pads of the second set; one of the integrated circuit chip packages being disposed upon the top surface of the base substrate and electrically connected to at least some of the base pads of the first set, with one of the integrated circuit chip packages being attached to the bottom surface of the base substrate, and the base pads of the third set being electrically connected to the second conductive pattern.
Claim 20
Dependent Claim
88 words
The chip stack of claim 17 wherein: the interconnect frame defines opposed top and bottom surfaces; and the second conductive pattern comprises: a first set of frame pads disposed on the top surface of the interconnect frame; and a second set of frame pads disposed on the bottom surface of the interconnect frame and electrically connected to respective ones of the frame pads of the first set; the frame pads of the first set being electrically connected to respective ones of the base pads of the third set.
Claim 21
Dependent Claim
31 words
The chip stack of claim 18 wherein the frame pads of the first and second sets and the base pads of the second and third sets are arranged in identical patterns.
Claim 22
Dependent Claim
84 words
The chip stack of claim 19 wherein: the base substrate has a generally rectangular configuration defining opposed pairs of longitudinal and lateral peripheral edge segments; the interconnect frame has a generally rectangular configuration defining opposed pairs of longitudinal and lateral side sections; the first and second sets of frame pads extend along the longitudinal and lateral side sections of the interconnect frame; and the second and third sets of base pads extend along the longitudinal and lateral peripheral edge segments of the base substrate.
Claim 23
Dependent Claim
22 words
The chip stack of claim 19 wherein each of the frame pads of the second set has a solder ball disposed thereon.
Claim 24
Dependent Claim
91 words
The chip stack of claim 19 wherein the integrated circuit chip packages each comprise: a package body having opposed, generally planar top and bottom surfaces; and a plurality of conductive contacts disposed on the bottom surface of the package body; the conductive contacts of one of the integrated circuit chip packages being electrically connected to respective ones of the base pads of the first set, with the top surface of the package body of one of the integrated circuit chip packages being attached to the bottom surface of the base substrate.
Claim 25
Dependent Claim
23 words
The chip stack of claim 22 wherein the base pads of the first set and the conductive contacts are arranged in identical patterns.
Claim 26
Dependent Claim
32 words
The chip stack of claim 22 wherein the package body of one of the integrated circuit chip packages is attached to the bottom surface of the base substrate via an adhesive layer.
Claim 27
Dependent Claim
59 words
The chip stack of claim 22 wherein the package body of each of the integrated circuit chip packages and the interconnect frame are sized relative to each other such that the bottom surface of the package body of the integrated circuit chip package at least partially circumvented by the interconnect frame does not protrude beyond the bottom surface thereof.
Claim 28
Dependent Claim
17 words
The chip stack of claim 22 wherein the integrated circuit chip packages each comprise a CSP device.
Claim 29
Dependent Claim
33 words
The chip stack of claim 26 wherein the integrated circuit chip packages are each selected from the group consisting of: a BGA device; a fine pitch BGA device; and a flip chip device.
Claim 30
Dependent Claim
46 words
The chip stack of claim 22 wherein the frame pads of the second set and the conductive contacts of the integrated circuit chip package attached to the bottom surface of the base substrate are arranged to collectively define a composite footprint electrically connectable to another component.
Claim 31
Dependent Claim
88 words
A chip stack comprising: at least one base layer, the base layer comprising: a base substrate; and a first conductive pattern disposed on the base substrate; at least one interconnect frame having a second conductive pattern disposed thereon which is electrically connected to the first conductive pattern of the base layer and electrically connectable to another component; and at least two integrated circuit chip packages electrically connected to the first conductive pattern, one of the integrated circuit chip packages being at least partially circumvented by the interconnect frame.
Claim 32
Dependent Claim
88 words
A chip stack comprising: at least one base layer, the base layer comprising: a base substrate; and a first conductive pattern disposed on the base substrate; at least one interconnect frame having a second conductive pattern disposed thereon which is electrically connected to the first conductive pattern of the base layer and electrically connectable to another component; and at least two integrated circuit chip packages electrically connected to the first conductive pattern, one of the integrated circuit chip packages being at least partially circumvented by the interconnect frame.
Claim 33
Dependent Claim
206 words
The chip stack of claim 29 wherein: the base substrate defines opposed top and bottom surfaces; and the first conductive pattern comprises: a first set of base pads disposed on the top surface of the base substrate; a second set of base pads disposed on the top surface of the base substrate and electrically connected to respective ones of the base pads of the first set; a third set of base pads disposed on the bottom surface of the base substrate and electrically connected to respective ones of the base pads of the second set; and a fourth set of base pads disposed on the bottom surface of the base substrate and electrically connected to respective ones of the base pads of the third set; one of the integrated circuit chip packages being disposed upon the top surface of the base substrate and electrically connected to at least some of the base pads of the first set, with one of the integrated circuit chip packages being disposed upon the bottom surface of the base substrate and electrically connected to at least some of the base pads of the fourth set, and the base pads of the third set being electrically connected to the second conductive pattern.
Claim 34
Dependent Claim
88 words
The chip stack of claim 30 wherein: the interconnect frame defines opposed top and bottom surfaces; and the second conductive pattern comprises: a first set of frame pads disposed on the top surface of the interconnect frame; and a second set of frame pads disposed on the bottom surface of the interconnect frame and electrically connected to respective ones of the frame pads of the first set; the frame pads of the first set being electrically connected to respective ones of the base pads of the third set.
Claim 35
Dependent Claim
31 words
The chip stack of claim 31 wherein: the frame pads of the first and second sets and the base pads of the second and third sets are arranged in identical patterns.
Claim 36
Dependent Claim
84 words
The chip stack of claim 32 wherein: the base substrate has a generally rectangular configuration defining opposed pairs of longitudinal and lateral peripheral edge segments; the interconnect frame has a generally rectangular configuration defining opposed pairs of longitudinal and lateral side sections; the first and second sets of frame pads extend along the longitudinal and lateral side sections of the interconnect frame; and the second and third sets of base pads extend along the longitudinal and lateral peripheral edge segments of the base substrate.
Claim 37
Dependent Claim
22 words
The chip stack of claim 32 wherein each of the frame pads of the second set has a solder ball disposed thereon.
Claim 38
Dependent Claim
91 words
The chip stack of claim 31 wherein the integrated circuit chip packages each comprise: a package body having opposed, generally planar top and bottom surfaces; and a plurality of conductive contacts disposed on the bottom surface of the package body; the conductive contacts of one of the integrated circuit chip packages being electrically connected to respective ones of the base pads of the first set, with the conductive contacts of one of the integrated circuit chip packages being electrically connected to respective ones of the base pads of the fourth set.
Claim 39
Dependent Claim
25 words
The chip stack of claim 35 wherein the base pads of the first and fourth sets and the conductive contacts are arranged in identical patterns.
Claim 40
Dependent Claim
59 words
The chip stack of claim 35 wherein the package body of each of the integrated circuit chip packages and the interconnect frame are sized relative to each other such that the top surface of the package body of the integrated circuit chip package at least partially circumvented by the interconnect frame does not protrude beyond the bottom surface thereof.
Claim 41
Dependent Claim
18 words
The chip stack of claim 35 wherein each of the integrated circuit chip packages comprises a CSP device.
Claim 42
Dependent Claim
33 words
The chip stack of claim 38 wherein the integrated circuit chip packages are each selected from the group consisting of: a BGA device; a fine pitch BGA device; and a flip chip device.
References Cited (Backward Citations)
US3723977A
Cited
US3746934A
Cited
JPS60194548A
Cited
US4851695A
Cited
US5201451A
Cited
US5198888A
Cited
US4956694A
Cited
JPH02239651A
Cited
US5231304A
Cited
US5950304A
Cited
JPH04209562A
Cited
US5311401A
Cited
US5284796A
Cited
US5239447A
Cited
US5128831A
Cited
US5313096A
Cited
US5269453A
Cited
US5373189A
Cited
JPH0677644A
Cited
US5731633A
Cited
US5282565A
Cited
US5324569A
Cited
US5328087A
Cited
US5454160A
Cited
US5384689A
Cited
US5700715A
Cited
US5712767A
Cited
US5818106A
Cited
US5514907A
Cited
US5612570A
Cited
US5607538A
Cited
US5869896A
Cited
US5930603A
Cited
US5759046A
Cited
US5869353A
Cited
US6057381A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-05-19 | 2006-11-18 | 2007-05-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-05-19 | 2010-11-18 | 2011-05-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-05-19 | 2014-11-18 | 2015-05-20 | $7700.00 | Window Closed / Lapsed |