Abstract Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.
An assembly of chips comprising: at least two integrated circuit chips stacked one atop the other, assembled parallelly on a base, and electrically interconnected to said base; and means for forming each of said chips from a wafer having a plurality of circuits thereon in which wafer portions are selected by individual chip sizes which are respectively larger than individual ones of said circuits and in which individual ones of said chips are positioned on selected operable ones of said circuits, thus overlapping said chips onto ones of said circuits adjacent said selected circuits.
Claim 2
Dependent Claim
94 words
An assembly of chips comprising: at least two integrated circuit chips stacked one atop the other, assembled parallelly on a base, and electrically interconnected to said base; and means for forming each of said chips from a wafer having a plurality of circuits thereon in which wafer portions are selected by individual chip sizes which are respectively larger than individual ones of said circuits and in which individual ones of said chips are positioned on selected operable ones of said circuits, thus overlapping said chips onto ones of said circuits adjacent said selected circuits.
Claim 3
Dependent Claim
45 words
The assembly according to claim 1 in which each of said chips are provided with edge electrical contacts extending fully about its periphery, further comprising electrical interconnections among and between said edge electrical contact of each of said chips for electrically interconnecting said chips together.
Claim 4
Dependent Claim
21 words
The assembly according to claim 2 further comprising electrical connections extending from an uppermost one of said chips to said base.
Claim 5
Dependent Claim
38 words
The assembly according to claim 2 in which said stacked chips have equal dimensions, said electrical interconnection among said chips are positioned at the edges of said chips, and electrical interconnections between the uppermost chip and said base.
Claim 6
Dependent Claim
58 words
The assembly according to claim 2 in which said stacked chips have unequal dimensions, with at least one of those chips having lesser dimensions being stacked atop at least another of those chips having relatively larger dimension, and further comprising electrical interconnections between successive ones of said upper chips to said lower chips and hence to said base.