Patent US6314639B1 successfully refreshed from Google Patents.
US6314639B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Chip scale package with heat spreader and method of manufacture
Assignee: Micron Technology Inc
•
Filing: 1998-02-23
•
Granted: 2001-11-13
•
Expires: 2018-02-23
Abstract
Abstract A dense semiconductor flip-chip device is provided with a heat sink/spreading/dissipating member which is formed as a paddle of a metallic paddle frame in a strip of paddle frames. Dice are bonded to the paddles by e.g. conventional die attach methods, enabling bump attachment and testing to be conducted before detachment from the paddle frame strip.
Inventors
- 👤 David J. Corisis
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 12:40
CPC Classifications
H; H10; H10W; H10W40/00; H10W40/20; H10W40/22; H10W40/226; H10W40/70; H10W40/77; H10W40/778; H10W70/00; H10W70/40; H10W70/461; H10W72/00; H10W72/01; H10W72/0198; H10W72/071; H10W72/072; H10W72/07231; H10W72/07236; H10W72/07251; H10W72/077; H10W72/20; H10W72/851; H10W72/874; H10W72/877; H10W74/00; H10W74/10; H10W74/111; H10W74/127; H10W90/00; H10W90/701; H10W90/721; H10W90/724; H10W90/731; H10W90/736; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49004; Y10T29/49117; Y10T29/49121; Y10T29/49124; Y10T29/49126; Y10T29/4913; Y10T29/49144; Y10T29/49169
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
277 words
A method for manufacturing a semiconductor device assembly, comprising: providing a substrate having at least one circuit on a first side thereof; providing a semiconductor die having an active surface having at least one bond pad thereon and having a second surface; providing a metallic paddle frame having left and right rails, opposing cross members connected to said left and right rails, and a paddle sized to cover said second surface of said semiconductor die connected to said left and right rails and said opposing cross-members, said paddle suspended between said left and right rails and said opposing cross-members for receiving said second surface of said semiconductor die thereon; providing at least one conductive bump on said at least one bond pad on said active surface of said semiconductor die for connection to said at least one circuit on a first side of said substrate, said at least one conductive bump on said at least one bond pad of said semiconductor die forming a portion of a conductive ball-grid-array connection to said at least one circuit on a first side of said substrate; attaching the second surface of said semiconductor die to said paddle; disconnecting said paddle having said semiconductor die attached thereto from said paddle frame; and connecting said at least one conductive bump on said at least one bond pad of the active surface of said semiconductor die to said at least one circuit on a first side of said substrate forming a portion of a conductive ball-grid-array connection to said substrate, said paddle attached to said second surface of said semiconductor die providing a heat sink for said semiconductor die during the operation thereof.
Claim 2
Independent Claim
277 words
A method for manufacturing a semiconductor device assembly, comprising: providing a substrate having at least one circuit on a first side thereof; providing a semiconductor die having an active surface having at least one bond pad thereon and having a second surface; providing a metallic paddle frame having left and right rails, opposing cross members connected to said left and right rails, and a paddle sized to cover said second surface of said semiconductor die connected to said left and right rails and said opposing cross-members, said paddle suspended between said left and right rails and said opposing cross-members for receiving said second surface of said semiconductor die thereon; providing at least one conductive bump on said at least one bond pad on said active surface of said semiconductor die for connection to said at least one circuit on a first side of said substrate, said at least one conductive bump on said at least one bond pad of said semiconductor die forming a portion of a conductive ball-grid-array connection to said at least one circuit on a first side of said substrate; attaching the second surface of said semiconductor die to said paddle; disconnecting said paddle having said semiconductor die attached thereto from said paddle frame; and connecting said at least one conductive bump on said at least one bond pad of the active surface of said semiconductor die to said at least one circuit on a first side of said substrate forming a portion of a conductive ball-grid-array connection to said substrate, said paddle attached to said second surface of said semiconductor die providing a heat sink for said semiconductor die during the operation thereof.
Claim 3
Dependent Claim
26 words
The method of claim 1 , further comprising: testing said semiconductor die for satisfactory electrical properties while said paddle is connected to said metallic paddle frame.
Claim 4
Dependent Claim
19 words
The method of claim 1 , wherein said substrate includes a circuit board having at least one circuit thereon.
Claim 5
Dependent Claim
20 words
The method of claim 1 , wherein said semiconductor die is attached to said paddle by an electrically non-conductive material.
Claim 6
Dependent Claim
16 words
The method of claim 4 , wherein said electrically non-conductive material includes a non-conductive adhesive material.
Claim 7
Dependent Claim
14 words
The method of claim 5 , wherein said non-conductive adhesive material comprises a polymer.
Claim 8
Dependent Claim
17 words
The method of claim 5 , wherein said non-conductive adhesive material comprises one of polyimide and epoxy.
Claim 9
Dependent Claim
15 words
The method of claim 5 , wherein said non-conductive adhesive material comprises a polyimide tape.
Claim 10
Dependent Claim
23 words
The method of claim 5 , wherein said non-conductive adhesive material comprises a polyimide tape having an adhesive coating on both sides thereof.
Claim 11
Dependent Claim
24 words
The method of claim 1 , wherein said second surface of said semiconductor die is attached to said paddle by an electrically conductive material.
Claim 12
Dependent Claim
15 words
The method of claim 10 , wherein said electrically conductive material comprises a eutectic material.
Claim 13
Dependent Claim
15 words
The method of claim 11 , wherein said eutectic material comprises a gold-silicon eutectic layer.
Claim 14
Dependent Claim
63 words
The method of claim 2 , wherein said substrate includes a substrate having a plurality of circuits formed thereon; wherein said at least one conductive bump includes a plurality of conductive bumps on said plurality of bond pads on said active surface of said semiconductor die; and wherein said method further comprises connecting a plurality of conductive bumps to said plurality of circuits.
References Cited (Backward Citations)
US4024570A
Cited
US4143456A
Cited
US4300153A
Cited
US4264917A
Cited
US4507675A
Cited
US4358552A
Cited
US4642671A
Cited
US4931852A
Cited
US4961107A
Cited
US5233220A
Cited
US5101465A
Cited
US5173764A
Cited
US5596231A
Cited
US5488254A
Cited
US5194930A
Cited
US5214845A
Cited
US5598034A
Cited
US5489538A
Cited
US5378924A
Cited
US5387554A
Cited
US5450283A
Cited
US5550408A
Cited
US5379187A
Cited
US5379186A
Cited
US5490324A
Cited
US5489801A
Cited
US5594282A
Cited
US5434105A
Cited
US5559306A
Cited
US5436203A
Cited
US5541446A
Cited
US5528076A
Cited
US5661086A
Cited
US5708567A
Cited
US5773896A
Cited
US5907769A
Cited
US5884396A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-11-12 | 2005-05-14 | 2005-11-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-11-12 | 2009-05-14 | 2009-11-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-11-12 | 2013-05-14 | 2013-11-13 | $7700.00 | Window Closed / Lapsed |