US5907769A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Leads under chip in conventional IC package
Assignee: Aptina Imaging Corp
•
Filing: 1996-12-30
•
Granted: 1999-05-25
•
Expires: 2016-12-30
Abstract
Abstract A process for manufacturing a semiconductor device assembly including a semiconductor device having a plurality of bond pads on the active surface thereof and a lead frame having a portion of the plurality lead fingers of the lead frame located below the semiconductor device in a substantially horizontal plane and another portion of the plurality of lead fingers of the lead frame located substantially in the same horizontal plane as the active surface of the semiconductor device. Both plurality of lead finger of the lead frame having their ends being located substantially adjacent the peripheral sides of the semiconductor device, rather than at the ends thereof.
Inventors
- 👤 David J. Corisis
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 04:59
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/411; H10W70/415; H10W72/00; H10W72/071; H10W72/073; H10W72/07351; H10W72/07352; H10W72/075; H10W72/07551; H10W72/07554; H10W72/30; H10W72/321; H10W72/50; H10W72/541; H10W72/5449; H10W72/547; H10W72/551; H10W72/552; H10W72/5522; H10W72/5524; H10W72/59; H10W72/851; H10W72/874; H10W72/884; H10W72/90; H10W72/921; H10W72/926; H10W72/931; H10W72/932; H10W72/951; H10W74/00; H10W90/00; H10W90/701; H10W90/731; H10W90/736; H10W90/751; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
215 words
A method of making a lead frame for a semiconductor assembly having a semiconductor device having opposed longer peripheral sides, opposed ends, an active surface in substantially first horizontal plane, and inactive bottom surface substantially a second horizontal plane, and a plurality of bonds pads located on the active surface of the semiconductor device, a first portion of the plurality of bond pads located adjacent one of the opposed longer peripheral sides and a second portion of the plurality of bond pads located adjacent the another of the opposed longer peripheral sides, said method comprising the steps of: forming a first plurality of lead fingers extending substantially in the first horizontal plane of the active surface of the semiconductor device, each lead finger of the first plurality of lead fingers terminating in an end located adjacent a longer peripheral side of the opposed longer peripheral sides of the semiconductor device; and forming a second plurality of lead fingers extending below the bottom inactive surface of the semiconductor device, each lead finger of the second plurality of lead fingers having a portion thereof extending adjacent an end of the opposed ends of the semiconductor device and terminating in an end located adjacent a longer peripheral side of the longer opposed peripheral sides of the semiconductor device.
Claim 2
Independent Claim
215 words
A method of making a lead frame for a semiconductor assembly having a semiconductor device having opposed longer peripheral sides, opposed ends, an active surface in substantially first horizontal plane, and inactive bottom surface substantially a second horizontal plane, and a plurality of bonds pads located on the active surface of the semiconductor device, a first portion of the plurality of bond pads located adjacent one of the opposed longer peripheral sides and a second portion of the plurality of bond pads located adjacent the another of the opposed longer peripheral sides, said method comprising the steps of: forming a first plurality of lead fingers extending substantially in the first horizontal plane of the active surface of the semiconductor device, each lead finger of the first plurality of lead fingers terminating in an end located adjacent a longer peripheral side of the opposed longer peripheral sides of the semiconductor device; and forming a second plurality of lead fingers extending below the bottom inactive surface of the semiconductor device, each lead finger of the second plurality of lead fingers having a portion thereof extending adjacent an end of the opposed ends of the semiconductor device and terminating in an end located adjacent a longer peripheral side of the longer opposed peripheral sides of the semiconductor device.
Claim 3
Dependent Claim
14 words
The method of claim 1, wherein said method further includes: forming a die paddle.
Claim 4
Dependent Claim
30 words
The method of claim 1, wherein the ends of the first plurality of lead fingers extend past the ends of adjacent lead fingers of the second plurality of lead fingers.
Claim 5
Dependent Claim
29 words
The method claim 1, wherein the ends of the second plurality of lead fingers extend past the ends of adjacent lead fingers of the first plurality of lead fingers.
Claim 6
Dependent Claim
18 words
The method claim 1, further including the step of: placing tape on the second plurality of lead fingers.
Claim 7
Independent Claim
23 words
The method 2, further including the step of: placing tape between the die paddle and the bottom inactive surface of the semiconductor device.
Claim 8
Independent Claim
23 words
The method 2, further including the step of: placing tape between the die paddle and the bottom inactive surface of the semiconductor device.
Claim 9
Dependent Claim
32 words
The method of claim 2, further including the step of: placing tape between the die paddle and the second plurality of lead fingers and the bottom inactive surface of the semiconductor device.
Claim 10
Dependent Claim
21 words
The method of claim 5, further comprising the step of: adhesively attaching the second plurality of lead fingers to the tape.
Claim 11
Dependent Claim
24 words
The method of claim 8, further comprising the step of: adhesively attaching the second plurality of lead fingers to the tape using thermosetting adhesive.
Claim 12
Dependent Claim
43 words
The method claim 2, wherein the die paddle includes at least one portion thereon extending beyond a longer peripheral side of the opposed longer peripheral sides and at least another portion extending beyond an end of the opposed ends of the semiconductor device.
Claim 13
Dependent Claim
21 words
The method claim 1, wherein at least one lead fingers of the second plurality of lead fingers includes as offset therein.
Claim 14
Dependent Claim
86 words
The method claim 1, wherein the second plurality of lead fingers includes: at least one lead finger having a portion thereof extending adjacent a portion of a lead finger of the first plurality of lead fingers, a portion thereof extending substantially adjacent an end of the opposed ends of the semiconductor device, a portion extending substantially opposed to an end of the opposed ends of the semiconductor device, and having a portion extending beyond a side of the opposed longer peripheral sides of the semiconductor device.
Claim 15
Dependent Claim
95 words
The method claim 2, wherein the second plurality of lead fingers includes: at least one lead finger having a portion thereof extending adjacent a portion of a lead finger of the first plurality of lead fingers, a portion thereof extending substantially adjacent an end of the opposed ends of the semiconductor device, a portion extending substantially opposed to an end of the opposed ends of the semiconductor device and extending adjacent a portion of the die paddle, and having a portion extending beyond a side of the opposed longer peripheral sides of the semiconductor device.
References Cited (Backward Citations)
US3444440A
Cited
US3708730A
Cited
US4048438A
Cited
US4246595A
Cited
US4447857A
Cited
US4595945A
Cited
US4612564A
Cited
US4943843A
Cited
US4827328A
Cited
US4934820A
Cited
US4937656A
Cited
JPH02110961A
Cited
US5502278A
Cited
JPH036850A
Cited
JPH03195052A
Cited
US5539251A
Cited
US5763829A
Cited
US5445311A
Cited
US5399898A
Cited
US5550402A
Cited
US5497030A
Cited
US5557143A
Cited
US5497031A
Cited
US5554886A
Cited
US5541446A
Cited
US5504370A
Cited
US5663594A
Cited
US5776799A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-05-24 | 2002-11-23 | 2003-05-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-05-24 | 2006-11-23 | 2007-05-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-05-24 | 2010-11-23 | 2011-05-25 | $7700.00 | Window Closed / Lapsed |