Patent US6190179B1 successfully refreshed from Google Patents.
US6190179B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a field effect transistor having a channel in an epitaxial silicon layer
Assignee: STMicroelectronics lnc USA
•
Filing: 1995-05-09
•
Granted: 2001-02-20
•
Expires: 2015-05-09
Abstract
Abstract A method for fabricating an integrated circuit transistor begins with doping the substrate in the device active areas after field oxide regions have been formed. This dopant helps to reduce short channel transistor effects. A thin layer of epitaxial silicon is then grown over the substrate active regions. A field effect transistor is formed in the epitaxial layer and underlying substrate. The transistor channel region is in the relatively lightly doped epitaxial layer, but the underlying doped substrate layer helps minimize short channel effects.
Inventors
- 👤 Ravishankar Sundaresan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 23:14
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/027; H10D30/0278; H10D30/60; H10D30/601; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/314; H10D62/351; H10D62/357; H10D62/364; H10D62/371
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
131 words
A method for forming an integrated circuit device, comprising the steps of: forming a region in a substrate which is doped with impurities at a level which controls short channel device effects; forming a thin layer of monocrystalline silicon over the substrate adjacent the region, to a thickness of between approximately 500 and 1000 angstroms at a temperature of less than 850° C.; forming a gate insulating layer over the monocrystalline silicon layer; forming a gate electrode over the gate insulating layer; and forming source/drain regions in the monocrystalline silicon layer on either side of the gate electrode and extending into but not through the region in the substrate, leaving a channel region underneath the gate electrode in the monocrystalline silicon layer having a length of less than one half micron.
Claim 2
Independent Claim
131 words
A method for forming an integrated circuit device, comprising the steps of: forming a region in a substrate which is doped with impurities at a level which controls short channel device effects; forming a thin layer of monocrystalline silicon over the substrate adjacent the region, to a thickness of between approximately 500 and 1000 angstroms at a temperature of less than 850° C.; forming a gate insulating layer over the monocrystalline silicon layer; forming a gate electrode over the gate insulating layer; and forming source/drain regions in the monocrystalline silicon layer on either side of the gate electrode and extending into but not through the region in the substrate, leaving a channel region underneath the gate electrode in the monocrystalline silicon layer having a length of less than one half micron.
Claim 3
Dependent Claim
17 words
The method of claim 1 , wherein the monocrystalline silicon layer comprises a layer of epitaxial silicon.
Claim 4
Dependent Claim
36 words
The method of claim 1 , wherein said step of forming a monocrystalline silicon layer comprises the step of: growing a layer of epitaxial silicon on the substrate at a temperature less than approximately 850° C.
Claim 5
Dependent Claim
23 words
The method of claim 3 , wherein said growing step comprises the step of: growing the epitaxial silicon layer using molecular beam epitaxy.
Claim 6
Dependent Claim
23 words
The method of claim 3 , wherein said growing step comprises the step of: growing the epitaxial silicon layer using low temperature epitaxy.
Claim 7
Dependent Claim
40 words
The method of claim 1 , wherein said step of forming a monocrystalline silicon layer comprises the steps of: forming an amorphous silicon layer over the substrate; and converting the amorphous silicon layer to monocrystalline silicon using solid-phase epitaxial regrowth.
Claim 8
Dependent Claim
63 words
The method of claim 1 , further comprising the steps of: after said gate electrode forming step, implanting a dose of impurities to form lightly doped drain regions; and forming insulating sidewall regions alongside the gate electrode, wherein said step of forming source/drain regions forms heavily doped regions spaced away from under the gate electrode by approximately the width of the sidewall regions.
Claim 9
Dependent Claim
16 words
The method of claim 1 , wherein the gate insulating layer comprises a layer of oxide.
Claim 10
Dependent Claim
13 words
The method of claim 8 , wherein the oxide layer is thermally grown.
Claim 11
Dependent Claim
26 words
The method of claim 1 , wherein the region in the substrate doped with impurities has an impurity concentration of approximately 5×10 17 atoms/cm 3 .
Claim 12
Dependent Claim
24 words
The method of claim 1 , wherein the gate electrode has a width which defines a channel length of less than approximately 0.5 micron.
Claim 13
Independent Claim
148 words
A method for forming an integrated circuit device, comprising: forming an isolation oxide on a substrate, the isolation oxide having an opening therethrough exposing an active region within the substrate; moderately doping the active region in the substrate with impurities at a level which controls short channel device effects; depositing a layer of undoped monocrystalline silicon on the substrate over the moderately doped active region and within the opening through the isolation oxide to a thickness of between approximately 500 and 1000 Å and at a temperature of less than 850° C.; forming a gate over the undoped silicon layer; and forming source/drain regions on either side of the gate, the source/drain regions extending through the undoped silicon layer and into but not through the doped active region in the substrate and defining a channel region beneath the gate having a length of less than one half micron.
Claim 14
Independent Claim
148 words
A method for forming an integrated circuit device, comprising: forming an isolation oxide on a substrate, the isolation oxide having an opening therethrough exposing an active region within the substrate; moderately doping the active region in the substrate with impurities at a level which controls short channel device effects; depositing a layer of undoped monocrystalline silicon on the substrate over the moderately doped active region and within the opening through the isolation oxide to a thickness of between approximately 500 and 1000 Å and at a temperature of less than 850° C.; forming a gate over the undoped silicon layer; and forming source/drain regions on either side of the gate, the source/drain regions extending through the undoped silicon layer and into but not through the doped active region in the substrate and defining a channel region beneath the gate having a length of less than one half micron.
Claim 15
Dependent Claim
46 words
The method of claim 12 , wherein the step of moderately doping the active region in the substrate with impurities at a level which controls short channel device effects further comprises: doping the active region with boron to a level of 5×10 17 atoms/cm 3 .
Claim 16
Dependent Claim
86 words
The method of claim 12 , wherein the step of forming source/drain regions on either side of the gate further comprises: forming lightly doped source/drain regions on either side of the gate, the lightly doped source/drain regions extending through the undoped silicon layer and into but not through the doped active region in the substrate and defining the channel region; forming sidewall spacers adjacent the gate; and forming heavily doped source/drain regions on either side of the gate in regions not covered by the sidewall spacers.
References Cited (Backward Citations)
US4041518A
Cited
US4242691A
Cited
US4270960A
Cited
US5091334A
Cited
US4381202A
Cited
JPS58192381A
Cited
US5242844A
Cited
US5213991A
Cited
US4905078A
Cited
US4966861A
Cited
US4939386A
Cited
JPS63236364A
Cited
US4879255A
Cited
JPH0282576A
Cited
EP0436038A1
Cited
US5338697A
Cited
US5196908A
Cited
US5330923A
Cited
US5378644A
Cited
US5245208A
Cited
US5306667A
Cited
JPH06235471A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-02-20 | 2004-08-21 | 2005-02-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-02-20 | 2008-08-21 | 2009-02-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-02-20 | 2012-08-21 | 2013-02-20 | $7700.00 | Window Closed / Lapsed |