US5338697A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Doping method of barrier region in semiconductor device
Assignee: Seiko Instruments Inc
•
Filing: 1990-12-03
•
Granted: 1994-08-16
•
Expires: 2010-12-03
Abstract
Abstract An exposed active surface is prepared on a major surface of a semiconductor substrate. A source gas containing an impurity component is applied to the exposed active surface to adsorb thereon a film of the impurity component so as to form a barrier region along the major surface of the semiconductor substrate. A semiconductor device is formed on the major surface of the semiconductor substrate and is protected by the barrier region.
Inventors
- 👤 Kenji Aoki
- 👤 Tadao Akamine
- 👤 Naoto Saito
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 13:27
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/027; H10D30/0278; H10D62/00; H10D62/10; H10D62/113; H10D62/115; H10D62/116; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/17; H10P32/171; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/10; Y; Y10; Y10S; Y10S148/00; Y10S148/037
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
192 words
A method of producing a field effect transistor comprising: first step for removing an oxide film from a first semiconductor layer of a first conductivity type to expose an active surface; second step for applying a gas containing an impurity component of the first conductivity type to the active surface so that an impurity layer containing the impurity component of the first conductivity type is adsorbed at the active surface; third step for depositing a second semiconductor layer on the impurity layer; fourth step for forming sequentially a gate insulating film and a gate electrode on the deposited second semiconductor layer; and fifth step for introducing another impurity component of a second conductivity type selectively through a pair of regions divided by the gate electrode from each other into the semiconductor layers in a certain depth level below a horizontal level of the impurity layer to form a pair of source and drain regions so that a channel region is provided in the second semiconductor layer between the source and drain regions while a channel stopper region composed of the impurity layer of the first conductivity is arranged under the channel region.
Claim 2
Independent Claim
192 words
A method of producing a field effect transistor comprising: first step for removing an oxide film from a first semiconductor layer of a first conductivity type to expose an active surface; second step for applying a gas containing an impurity component of the first conductivity type to the active surface so that an impurity layer containing the impurity component of the first conductivity type is adsorbed at the active surface; third step for depositing a second semiconductor layer on the impurity layer; fourth step for forming sequentially a gate insulating film and a gate electrode on the deposited second semiconductor layer; and fifth step for introducing another impurity component of a second conductivity type selectively through a pair of regions divided by the gate electrode from each other into the semiconductor layers in a certain depth level below a horizontal level of the impurity layer to form a pair of source and drain regions so that a channel region is provided in the second semiconductor layer between the source and drain regions while a channel stopper region composed of the impurity layer of the first conductivity is arranged under the channel region.
Claim 3
Dependent Claim
35 words
A method according to claim 1; including a step of diffusing the impurity component from the impurity layer into the lower first semiconductor layer and the upper second semiconductor layer and activating the impurity component.
Claim 4
Dependent Claim
49 words
A method according to claim 1 wherein the first semiconductor layer is a silicon substrate, the first conductivity type is P type, and the second step comprises applying diborane gas to the active surface of the silicon substrate while heating the substrate to form an impurity layer of boron.
Claim 5
Dependent Claim
17 words
A method according to claim 3 wherein the second semiconductor layer is composed of epitaxially grown silicon.
Claim 6
Dependent Claim
54 words
A method according to claim 3 wherein the second semiconductor layer is silicon of P conductivity type, and the fifth step comprises introducing an N type impurity of arsenic into the silicon substrate and the second semiconductor layer by ion implantation to form an N type source region and an N type drain region.
Claim 7
Independent Claim
277 words
A method of producing a Metal Insulator semiconductor field effect transistor, comprising: first step for forming an active region surrounded by a first field oxide film on a surface of a semiconductor substrate of a first conductivity type; second step for removing an inert coating from the active region to expose an active surface of the semiconductor substrate; third step for applying a gas containing an impurity component of the first conductivity type to the active surface to form an adsorption film containing the impurity component of the first conductivity type on the active surface; fourth step for depositing a semiconductor layer on the adsorption film and the first field oxide film so as to form a channel stopper region composed of an impurity diffusion layer of the first conductivity type produced from the adsorption film at a boundary region between the semiconductor layer and the semiconductor substrate; fifth step for selectively thermally oxidizing the semiconductor layer except a portion disposed on the active region and on a periphery of the first field oxide film which surrounds the active region to form a second field oxide film to thereby provide a device region composed of the remaining portion of the semiconductor layer; sixth step for successively forming a gate insulating film and a gate electrode on the device region; and seventh step for introducing another impurity component of a second conductivity type through a mask of the gate electrode into the device region to form source and drain regions of the second conductivity type to thereby provide a channel region connecting between the source and drain regions under the gate electrode and above the channel stopper region.
Claim 8
Independent Claim
277 words
A method of producing a Metal Insulator semiconductor field effect transistor, comprising: first step for forming an active region surrounded by a first field oxide film on a surface of a semiconductor substrate of a first conductivity type; second step for removing an inert coating from the active region to expose an active surface of the semiconductor substrate; third step for applying a gas containing an impurity component of the first conductivity type to the active surface to form an adsorption film containing the impurity component of the first conductivity type on the active surface; fourth step for depositing a semiconductor layer on the adsorption film and the first field oxide film so as to form a channel stopper region composed of an impurity diffusion layer of the first conductivity type produced from the adsorption film at a boundary region between the semiconductor layer and the semiconductor substrate; fifth step for selectively thermally oxidizing the semiconductor layer except a portion disposed on the active region and on a periphery of the first field oxide film which surrounds the active region to form a second field oxide film to thereby provide a device region composed of the remaining portion of the semiconductor layer; sixth step for successively forming a gate insulating film and a gate electrode on the device region; and seventh step for introducing another impurity component of a second conductivity type through a mask of the gate electrode into the device region to form source and drain regions of the second conductivity type to thereby provide a channel region connecting between the source and drain regions under the gate electrode and above the channel stopper region.
Claim 9
Dependent Claim
31 words
A method according to claim 6 wherein the third step comprises applying diborane gas to an active surface of a P type silicon substrate to form an adsorption film containing boron.
Claim 10
Independent Claim
112 words
A method of producing a semiconductor device on a semiconductor substrate, comprising steps of: exposing an active surface to define a device region; applying a gas containing an impurity component to the exposed active surface to form an adsorbed impurity component film containing the impurity component at the active surface; diffusing the impurity component of the adsorbed impurity component film into the active surface; depositing a semiconductor layer to provide a channel region on the adsorbed impurity component film; and forming a transistor device to provide a barrier region between the channel region and the semiconductor substrate within the device region so that the barrier region functions as a channel stopper region.
Claim 11
Independent Claim
112 words
A method of producing a semiconductor device on a semiconductor substrate, comprising steps of: exposing an active surface to define a device region; applying a gas containing an impurity component to the exposed active surface to form an adsorbed impurity component film containing the impurity component at the active surface; diffusing the impurity component of the adsorbed impurity component film into the active surface; depositing a semiconductor layer to provide a channel region on the adsorbed impurity component film; and forming a transistor device to provide a barrier region between the channel region and the semiconductor substrate within the device region so that the barrier region functions as a channel stopper region.
References Cited (Backward Citations)
US3247032A
Cited
US3458367A
Cited
GB1384206A
Cited
US4279671A
Cited
JPS54106180A
Cited
US4242691A
Cited
GB2065369A
Cited
WO1982001380A1
Cited
DE3208259A1
Cited
US4465529A
Cited
US4697198A
Cited
US4784968A
Cited
EP0208935A1
Cited
JPS62120041A
Cited
JPS62193178A
Cited
EP0233791A2
Cited
US4791074A
Cited
US4966861A
Cited
JPS63166220A
Cited
JPS63239939A
Cited
JPS62271475A
Cited
US4861729A
Cited
US4914492A
Cited
US4855258A
Cited
EP0316165A2
Cited
US5183777A
Cited
EP0322921A2
Cited
JPH01192159A
Cited
JPH0350743A
Cited
EP0413982A1
Cited
EP0417457A2
Cited
US5089441A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-08-15 | 1998-02-14 | 1998-08-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-08-15 | 2002-02-14 | 2002-08-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-08-15 | 2006-02-14 | 2006-08-16 | $7700.00 | Window Closed / Lapsed |