US4242691A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MOS Semiconductor device
Assignee: Mitsubishi Electric Corp
•
Filing: 1978-09-18
•
Granted: 1980-12-30
•
Expires: 1998-09-18
Abstract
Abstract The disclosed MOS transistor includes a channel region formed of a lightly doped semiconductor layer disposed in a surface portion of a heavily doped semiconductor layer subsequently disposed on a lightly doped semiconductor substrate. The channel region may be of the identical or opposite conductivity type to the heavily doped semiconductor layer that has the same type conductivity as the substrate. Also the channel region may be of an intrinsic semiconductive material. A source and a drain region may be disposed in the lightly or highly doped layer. Alternatively the source and drain regions may reach the substrate.
Inventors
- 👤 Norihiko Kotani
- 👤 Satoru Kawazu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 02:34
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10D30/00; H10D30/60; H10D30/637
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
185 words
An MOS semiconductor device comprising a semiconductor substrate of a first type conductivity having a low impurity concentration and including a main face, a first semiconductor layer of the first type conductivity disposed on said main face of said semiconductor substrate and having a high impurity concentration, a second semiconductor layer of a predetermined type conductivity disposed on the surface of said first semiconductor layer, the material of said second semiconductor layer being a material from the group consisting of a lightly doped semiconductive material and an intrinsic semiconductive material, at least a portion of said second semiconductor layer constituting a channel region of said semiconductor device, a pair of source and drain regions disposed on opposite lateral sides of said channel region and sandwiching said channel region therebetween, each of said source and drain regions having a second type conductivity and a high impurity concentration, an oxide film on said channel region, and a gate electrode disposed on said oxide film, whereby even where the channel region is thin and the distance between the source and drain regions is short, punch-through can be prevented.
Claim 2
Dependent Claim
185 words
An MOS semiconductor device comprising a semiconductor substrate of a first type conductivity having a low impurity concentration and including a main face, a first semiconductor layer of the first type conductivity disposed on said main face of said semiconductor substrate and having a high impurity concentration, a second semiconductor layer of a predetermined type conductivity disposed on the surface of said first semiconductor layer, the material of said second semiconductor layer being a material from the group consisting of a lightly doped semiconductive material and an intrinsic semiconductive material, at least a portion of said second semiconductor layer constituting a channel region of said semiconductor device, a pair of source and drain regions disposed on opposite lateral sides of said channel region and sandwiching said channel region therebetween, each of said source and drain regions having a second type conductivity and a high impurity concentration, an oxide film on said channel region, and a gate electrode disposed on said oxide film, whereby even where the channel region is thin and the distance between the source and drain regions is short, punch-through can be prevented.
Claim 3
Dependent Claim
43 words
An MOS semiconductor device as claimed in claim 1 wherein said source and drain regions extend from the free surface of said channel region transversely of the thickness of said device into said first semiconductor layer and sandwich said second semiconductor layer therebetween.
Claim 4
Dependent Claim
23 words
An MOS semiconductor device as claimed in claim 2 wherein said second semiconductor layer has a thickness of no more than 3,000 A.
Claim 5
Dependent Claim
43 words
An MOS semiconductor device as claimed in claim 1 wherein said source and drain regions extend from the free surface of said channel region transversely of the thickness of said device through said first and second semiconductor layers and into said semiconductor substrate.
Claim 6
Dependent Claim
38 words
An MOS semiconductor device as claimed in claim 1 wherein said second semiconductor layer is formed by introducing a second type conductivity imparting impurity into said first semiconductor layer through said oxide film by an ion implantation technique.
Claim 7
Dependent Claim
26 words
An MOS semiconductor device as claimed in claim 1 wherein said source and drain regions are diposed in the surface portion of said second semiconductor layer.
Claim 8
Dependent Claim
23 words
An MOS semiconductor device as claimed in claim 6 wherein said second semiconductor layer has a thickness of not greater than 0.5 μm.
Claim 9
Dependent Claim
23 words
An MOS semiconductor device as claimed in claim 4 wherein said second semiconductor layer has a thickness of not greater than 0.5 μm.
Claim 10
Dependent Claim
18 words
An MOS semiconductor device as claimed in claim 1 wherein said gate electrode comprises a polycrystalline semiconductor layer.
References Cited (Backward Citations)
US3696276A
Cited
US3823352A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-12-30 | 1984-06-30 | 1984-12-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-12-30 | 1988-06-30 | 1988-12-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-12-30 | 1992-06-30 | 1992-12-30 | $7700.00 | Window Closed / Lapsed |