US6094729A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Debug interface including a compact trace record storage
Assignee: GlobalFoundries Inc
•
Filing: 1997-12-17
•
Granted: 2000-07-25
•
Expires: 2017-12-17
Abstract
Abstract In-circuit emulation (ICE) and software debug facilities are included in a processor via a debug interface that interfaces a target processor to a host system. The debug interface includes a trace controller that monitors signals produced by the target processor to detect specified conditions and produce a trace record of the specified conditions including a notification of the conditions are selected information relating to the conditions. The trace controller formats a trace information record and stores the trace information record in a trace buffer in a plurality of trace data storage elements. The trace data storage elements have a format that includes a trace code (TCODE) field indicative of a type of trace information and a trace data (TDATA) field indicative of a type of trace information data.
Inventors
- 👤 Daniel P. Mann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 13:51
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/36; G06F11/362; G06F11/3648; G06F11/3652; G06F11/3636; G06F11/30; G06F11/34; G06F11/3466; G06F11/348; G06F11/3656; G06F11/22; G06F11/26; G06F11/261; G06F11/3409; G06F11/3419; G06F2201/00; G06F2201/86; G06F2201/88; G06F2201/885
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
109 words
A processor comprising: a trace controller coupled to receive trace information, the trace controller detecting selected trace information and formatting samples of the selected trace information; a trace buffer coupled to the trace controller, the trace buffer including a plurality of trace data storage elements including a trace code (TCODE) field indicative of a type of trace information and a trace data (TDATA) field containing trace data; and wherein a trace code (TCODE) designates a multiple trace entry type of trace information indicative of a trace data extending to at least one additional trace data storage element; and a trace data (TDATA) corresponding to the multiple trace entry TCODE.
Claim 2
Dependent Claim
109 words
A processor comprising: a trace controller coupled to receive trace information, the trace controller detecting selected trace information and formatting samples of the selected trace information; a trace buffer coupled to the trace controller, the trace buffer including a plurality of trace data storage elements including a trace code (TCODE) field indicative of a type of trace information and a trace data (TDATA) field containing trace data; and wherein a trace code (TCODE) designates a multiple trace entry type of trace information indicative of a trace data extending to at least one additional trace data storage element; and a trace data (TDATA) corresponding to the multiple trace entry TCODE.
Claim 3
Dependent Claim
34 words
The processor according to claim 1 wherein: the trace data storage elements of the trace buffer further include a verify bit indicative of whether the trace data storage element specifies a valid trace record.
Claim 4
Dependent Claim
29 words
The processor according to claim 1 wherein: another trace code (TCODE) designates a missed trace type of trace information indicative that the target processor missed reporting some trace records.
Claim 5
Dependent Claim
51 words
The processor according to claim 1 wherein: another trace code (TCODE) designates a conditional branch type of trace information indicative of an occurrence of a conditional branch instruction; and another trace data (TDATA) corresponding to the conditional branch TCODE designates a plurality of bits indicating taken branches and not taken branches.
Claim 6
Dependent Claim
73 words
The processor according to claim 4 wherein: the other trace data (TDATA) corresponding to the conditional branch TCODE designates a plurality of bits that are initially cleared except for a set left-most bit and either set or cleared to indicate an outcome of up to 15 conditional branch events in which as a new conditional branch is encountered, a new bit is added on the left and other entries are shifted right one-bit.
Claim 7
Dependent Claim
50 words
The processor according to claim 1 wherein: a trace code (TCODE) designates an interrupt type of trace information indicative of an asynchronous or synchronous event such as an interrupt or trap; and a trace data (TDATA) corresponding to the interrupt TCODE designating a vector number of an exception or interrupt.
Claim 8
Dependent Claim
117 words
A processor comprising: a trace controller coupled to receive trace information, the trace controller detecting selected trace information and formatting samples of the selected trace information; a trace buffer coupled to the trace controller, the trace buffer including a plurality of trace data storage elements including a trace code (TCODE) field indicative of a type of trace information and a trace data (TDATA) field containing trace data; and wherein a trace code (TCODE) designates a branch target type of trace information indicative of a target address of a data-dependent branch instruction; and a trace data (TDATA) corresponding to the branch target type TCODE designating a value indicative of an Extended Instruction Pointer of the data-dependent branch instruction.
Claim 9
Dependent Claim
117 words
A processor comprising: a trace controller coupled to receive trace information, the trace controller detecting selected trace information and formatting samples of the selected trace information; a trace buffer coupled to the trace controller, the trace buffer including a plurality of trace data storage elements including a trace code (TCODE) field indicative of a type of trace information and a trace data (TDATA) field containing trace data; and wherein a trace code (TCODE) designates a branch target type of trace information indicative of a target address of a data-dependent branch instruction; and a trace data (TDATA) corresponding to the branch target type TCODE designating a value indicative of an Extended Instruction Pointer of the data-dependent branch instruction.
Claim 10
Dependent Claim
128 words
A processor comprising: a trace controller coupled to receive trace information, the trace controller detecting selected trace information and formatting samples of the selected trace information; a trace buffer coupled to the trace controller, the trace buffer including a plurality of trace data storage elements including a trace code (TCODE) field indicative of a type of trace information and a trace data (TDATA) field containing trace information data; and wherein a trace code (TCODE) designates a segment base type of trace information indicative of a segment base address of a code segment; and a trace data (TDATA) corresponding to the segment base TCODE designating the segment base address and segment attributes of the code segment, the segment attributes reporting a status for paging, operand size, and addressing mode.
Claim 11
Dependent Claim
128 words
A processor comprising: a trace controller coupled to receive trace information, the trace controller detecting selected trace information and formatting samples of the selected trace information; a trace buffer coupled to the trace controller, the trace buffer including a plurality of trace data storage elements including a trace code (TCODE) field indicative of a type of trace information and a trace data (TDATA) field containing trace information data; and wherein a trace code (TCODE) designates a segment base type of trace information indicative of a segment base address of a code segment; and a trace data (TDATA) corresponding to the segment base TCODE designating the segment base address and segment attributes of the code segment, the segment attributes reporting a status for paging, operand size, and addressing mode.
Claim 12
Dependent Claim
58 words
The processor as recited in claim 8 wherein: the trace code (TCODE) designates a current segment base type of trace information indicative of a segment base address of a current code segment; and wherein the trace data (TDATA) corresponds to the current segment base TCODE designating the segment base address and segment attributes of the current code segment.
Claim 13
Dependent Claim
57 words
The processor as recited in claim 8 wherein the trace code (TCODE) designates a previous segment base type of trace information indicative of the segment base address of a previous code segment; and the trace data (TDATA) corresponds to the previous segment base TCODE designating the segment base address and segment attributes of the previous code segment.
Claim 14
Dependent Claim
114 words
A processor comprising: a trace controller coupled to receive trace information, the trace controller coupled to detect selected trace information and format samples of the selected trace information; a trace buffer coupled to the trace controller, the trace buffer including a plurality of trace data storage elements including a trace code (TCODE) field indicative of a type of trace information and a trace data (TDATA) field containing trace information data; and wherein a trace code (TCODE) designates a trace stop type of trace information indicative of a directive to stop trace capture; and a trace data (TDATA) corresponding to the trace stop TCODE and designating an instruction address at which trace capture is stopped.
Claim 15
Dependent Claim
114 words
A processor comprising: a trace controller coupled to receive trace information, the trace controller coupled to detect selected trace information and format samples of the selected trace information; a trace buffer coupled to the trace controller, the trace buffer including a plurality of trace data storage elements including a trace code (TCODE) field indicative of a type of trace information and a trace data (TDATA) field containing trace information data; and wherein a trace code (TCODE) designates a trace stop type of trace information indicative of a directive to stop trace capture; and a trace data (TDATA) corresponding to the trace stop TCODE and designating an instruction address at which trace capture is stopped.
Claim 16
Independent Claim
124 words
A method of supplying trace information in a processor having a trace storage, including a plurality of trace data storage elements, the method comprising: storing in a first data storage element in the trace storage, a first trace code indicative of a type of trace information being stored and a first trace data corresponding to the first trace code; storing in a second data storage element a second trace code and second trace data corresponding to the second trace code, the second trace code designating a multiple trace entry of trace information indicating trace data extending to an additional trace data storage element in addition to the second data storage element and wherein the multiple trace entry includes the first and second trace data.
Claim 17
Independent Claim
124 words
A method of supplying trace information in a processor having a trace storage, including a plurality of trace data storage elements, the method comprising: storing in a first data storage element in the trace storage, a first trace code indicative of a type of trace information being stored and a first trace data corresponding to the first trace code; storing in a second data storage element a second trace code and second trace data corresponding to the second trace code, the second trace code designating a multiple trace entry of trace information indicating trace data extending to an additional trace data storage element in addition to the second data storage element and wherein the multiple trace entry includes the first and second trace data.
References Cited (Backward Citations)
US3707725A
Cited
US4429368A
Cited
US4462077A
Cited
JPS59194245A
Cited
US4598364A
Cited
EP0316609A2
Cited
US5058114A
Cited
US5371689A
Cited
US5321828A
Cited
US5357626A
Cited
EP0530816A2
Cited
US5675541A
Cited
US5491793A
Cited
US5752013A
Cited
US5751942A
Cited
US5590354A
Cited
EP0636976A1
Cited
US5488688A
Cited
US5774708A
Cited
EP0683454A1
Cited
US5615331A
Cited
US5642479A
Cited
US5802272A
Cited
US5630102A
Cited
US5764885A
Cited
US5617543A
Cited
EP0762276A1
Cited
US5544311A
Cited
US5724505A
Cited
US5768152A
Cited
US5901283A
Cited
US5867644A
Cited
US5848264A
Cited
US5771240A
Cited
EP0849670A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-07-25 | 2004-01-24 | 2004-07-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-07-25 | 2008-01-24 | 2008-07-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-07-25 | 2012-01-24 | 2012-07-25 | $7700.00 | Window Closed / Lapsed |