US6054874A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Output driver circuit with switched current source
Assignee: Hanger Solutions LLC
•
Filing: 1997-07-02
•
Granted: 2000-04-25
•
Expires: 2017-07-02
Abstract
Abstract A driver circuit is presented for producing particular output voltage levels at high speeds using a current switching technique. The circuit employs driver transistors connected in series between switchable current sources. The driver transistors switch current within the current sources through a resistor coupled between an output of the driver circuit and a reference terminal voltage. Switching the current occurs in rapid fashion within an opened loop arrangement. The switchable current sources are configured so that current is present through the current sources whenever a corresponding driver transistor is turned on. Current through the current sources, as switched through the resistor separating the reference terminal voltage and the driver output, is regulated by a closed loop replica circuit. The replica circuit may include an opamp whose output operably produces the regulated current via feedback from the current path to an input of the opamp. Output from the driver circuit may include differential output levels. Those levels are preferably controlled by regulating the current sources providing current to the driver transistors, and using a replica circuit to duplicate the driver transistors from current sources. The replica circuit may therefore be two replica circuits in scaled form. Feedback from a node within a replica circuit may be used along with a high or low reference signal to control current sources in one or both of the replica circuits and one or both of the current sources feeding the driver transistors. In one embodiment, opamps within the feedback circuits can have differential outputs feeding transistors which differentially control the regulated current which is then replicated through a driver transistor.
Inventors
- 👤 Sua-Ki Stephanie Sculley
- 👤 Bertrand Jeffery Williams
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 15:47
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/0185; H03K19/018507; H03K19/018521; H03K19/018528
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
99 words
A driver circuit, comprising: a closed loop circuit having an input and an output, wherein the output is operably fed back to the input for regulating current within a current path; a constant-biased transistor within the current path, wherein the constant-biased transistor is connected between a replicated current source and a non-replicated current source; and an open loop circuit configured to replicate said regulated current by replicating said replicated current source and forward the replicated current through a resistor coupled between an output terminal of the driver circuit and a node coupled to receive a pre-determined reference terminal voltage.
Claim 2
Dependent Claim
99 words
A driver circuit, comprising: a closed loop circuit having an input and an output, wherein the output is operably fed back to the input for regulating current within a current path; a constant-biased transistor within the current path, wherein the constant-biased transistor is connected between a replicated current source and a non-replicated current source; and an open loop circuit configured to replicate said regulated current by replicating said replicated current source and forward the replicated current through a resistor coupled between an output terminal of the driver circuit and a node coupled to receive a pre-determined reference terminal voltage.
Claim 3
Dependent Claim
31 words
The driver circuit as recited in claim 1, wherein said replicated current is forwarded through a driver transistor having a drain terminal of the driver transistor coupled to the output terminal.
Claim 4
Dependent Claim
33 words
The driver circuit as recited in claim 2, wherein said replicated current is presented to said driver transistor prior to times in which said driver transistor is switched to a low resistance state.
Claim 5
Dependent Claim
24 words
The driver circuit as recited in claim 2, wherein said driver transistor is coupled in series between a current source and the output terminal.
Claim 6
Dependent Claim
16 words
The driver circuit as recited in claim 1, wherein the non-replicated current source comprises a transistor.
Claim 7
Dependent Claim
25 words
The driver circuit as recited in claim 5, wherein the non-replicated current source is connected between the constant-biased transistor and a power supply or ground.
Claim 8
Dependent Claim
87 words
A driver circuit, comprising: an operational amplifier coupled to produce a regulated current through a node to which an input of the operational amplifier is connected via feedback; a driver transistor having an output node coupled through a resistor to a reference terminal voltage; and wherein said driver transistor is configured to produce an output voltage upon said output node substantially equal to the reference terminal voltage offset by a voltage produced by forwarding through the resistor a current scaled as a multiple of the regulated current.
Claim 9
Dependent Claim
87 words
A driver circuit, comprising: an operational amplifier coupled to produce a regulated current through a node to which an input of the operational amplifier is connected via feedback; a driver transistor having an output node coupled through a resistor to a reference terminal voltage; and wherein said driver transistor is configured to produce an output voltage upon said output node substantially equal to the reference terminal voltage offset by a voltage produced by forwarding through the resistor a current scaled as a multiple of the regulated current.
Claim 10
Dependent Claim
19 words
The driver circuit as recited in claim 7, wherein said multiple of the regulated current is equal to one.
Claim 11
Dependent Claim
19 words
The driver circuit as recited in claim 7, wherein said multiple of the regulated current is greater than one.
Claim 12
Dependent Claim
31 words
The driver circuit as recited in claim 7, wherein said output voltage is equal to the reference terminal voltage minus the voltage produced by the scaled current forwarded through the resistor.
Claim 13
Dependent Claim
31 words
The driver circuit as recited in claim 7, wherein said output voltage is equal to the reference terminal voltage plus the voltage produced by the scaled current forwarded through the resistor.
Claim 14
Dependent Claim
66 words
The driver circuit as recited in claim 7, wherein said node is adapted to receive a regulated voltage substantially equal to a reference level voltage applied to an input of the operational amplifier, and wherein said reference level voltage upon said node is substantially replicated upon the output node of said driver transistor during times when the driver transistor is switched to a low resistance state.
Claim 15
Dependent Claim
39 words
The driver circuit as recited in claim 12, wherein said driver transistor further includes an input node coupled to receive a switching input signal whose magnitude is periodically altered to switch the driver transistor to a low resistance state.
Claim 16
Dependent Claim
36 words
The driver circuit as recited in claim 12, wherein said reference level voltage is available to be placed upon the output node prior to times when the driver transistor is switched to a low resistance state.
Claim 17
Dependent Claim
23 words
The driver circuit as recited in claim 7, wherein said output node of the driver transistor comprises an output of said driver circuit.
Claim 18
Dependent Claim
114 words
The driver circuit as recited in claim 15, further comprising: a first current source and a second current source, both of which are modulated by an output from said operational amplifier; a replica transistor coupled between said first current source and said node; and said driver transistor is coupled between said second current source and the output of said driver circuit, wherein the current through said first current source and the replica transistor comprises the regulated current, and wherein the current through the second current source and the driver transistor is replicated from and scaled a multiple of the regulated current during times when the driver transistor is switched to a low resistance state.
Claim 19
Dependent Claim
105 words
The driver circuit as recited in claim 15, further comprising: a first current source and a second current source, both of which are modulated by an output from said operational amplifier; a replica transistor coupled between said first current source and said node; and said driver transistor is coupled between said second current source and the output of said driver circuit, wherein a voltage drop across said first current source and the replica transistor is replicated and substantially equal to a voltage drop across the second current source and the driver transistor during times when the driver transistor is switched to a low resistance state.
Claim 20
Independent Claim
86 words
A method for producing a regulated output voltage, comprising: generating a substantially fixed current through a current path operably modulated by an output of a closed loop circuit, wherein a source/drain path of a constant biased transistor is located within a feedback loop of said closed loop circuit; and replicating the fixed current and forwarding the replicated current through a resistor coupled between an output node of an open loop circuit and a reference terminal voltage to produce said regulated output voltage upon said output node.
Claim 21
Independent Claim
86 words
A method for producing a regulated output voltage, comprising: generating a substantially fixed current through a current path operably modulated by an output of a closed loop circuit, wherein a source/drain path of a constant biased transistor is located within a feedback loop of said closed loop circuit; and replicating the fixed current and forwarding the replicated current through a resistor coupled between an output node of an open loop circuit and a reference terminal voltage to produce said regulated output voltage upon said output node.
Claim 22
Dependent Claim
37 words
The method as recited in claim 18, wherein said generating comprises maintaining, at a terminal of the constant biased transistor, a voltage equal to a reference level voltage applied to an input of the closed loop circuit.
Claim 23
Dependent Claim
54 words
The method as recited in claim 18, wherein said generating comprises maintaining, across the constant biased transistor, a voltage equal to a power supply voltage minus a sum of a reference level voltage and a current source voltage, and wherein the reference level voltage is applied to an input of the closed loop circuit.
Claim 24
Dependent Claim
33 words
The method as recited in claim 18, wherein said replicating comprising mirroring the substantially fixed current through a driver transistor during times when the driver transistor is switched to a low resistance state.
Claim 25
Dependent Claim
47 words
The method as recited in claim 21, wherein said reference terminal voltage is substantially fixed, and wherein said replicated current forwarded through the resistor ensures a substantially constant output voltage upon the output node during times when the driver transistor is switched to a low resistance state.
References Cited (Backward Citations)
US4163909A
Cited
US4185211A
Cited
US4393353A
Cited
US4720643A
Cited
US4574202A
Cited
US4789798A
Cited
US4980579A
Cited
US5038055A
Cited
US4947061A
Cited
US4996448A
Cited
EP0438706A2
Cited
US4998028A
Cited
EP0440192A1
Cited
US5122683A
Cited
US5089721A
Cited
US5089723A
Cited
US5574634A
Cited
US5376836A
Cited
US5343092A
Cited
US5404053A
Cited
US5280204A
Cited
US5365279A
Cited
US5324994A
Cited
US5331210A
Cited
US5465057A
Cited
US5535160A
Cited
US5424658A
Cited
US5578964A
Cited
US5514988A
Cited
US5543668A
Cited
US5546027A
Cited
US5606270A
Cited
US5757209A
Cited
US5614843A
Cited
US5495184A
Cited
US5631584A
Cited
US5847576A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-04-25 | 2003-10-25 | 2004-04-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-04-25 | 2007-10-25 | 2008-04-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-04-25 | 2011-10-25 | 2012-04-25 | $7700.00 | Window Closed / Lapsed |