US5122683A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ecl circuit with feedback controlled pull down in output
Assignee: Toshiba Corp
•
Filing: 1991-01-28
•
Granted: 1992-06-16
•
Expires: 2011-01-28
Abstract
Abstract An ECL circuit is designed such that at the beginning of the falling of the output level, the current flowing to an output terminal is rapidly led in the direction where it will be reduced, the potential of the output terminal at this time is directly detected, and a pull down transistor is controlled through a feedback loop, thus assuring high-speed operation and low power consumption. A control circuit is provided to regulate the collector current of the pull down transistor, which is used to drop the level of the potential at the output terminal. This control circuit is so designed that the base current of the pull down transistor is controlled by the operation of another, single transistor, and no capacitor which will obstruct the circuit integration is employed to drive the pull down transistor. The structure of this circuit is therefore advantageous in realizing higher integration.
Inventors
- 👤 Takeshi Sugoh
- 👤 Yasuhiro Sugimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 17:08
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/013; H03K19/0136; H03K19/02; H03K19/08; H03K19/082; H03K19/086
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
100 words
An ECL circuit comprising: first and second transistors having emitters connected to each other to form a differential pair; an input terminal connected to a base of said first transistor; a third transistor having a base connected to a collector of said first transistor, and an emitter connected to an output terminal; a fourth transistor having a base connected through a diode to a collector of said second transistor, and a collector connected to said output terminal; and a control circuit for controlling a collector current of said second transistor in accordance with a collector current of said fourth transistor.
Claim 2
Dependent Claim
100 words
An ECL circuit comprising: first and second transistors having emitters connected to each other to form a differential pair; an input terminal connected to a base of said first transistor; a third transistor having a base connected to a collector of said first transistor, and an emitter connected to an output terminal; a fourth transistor having a base connected through a diode to a collector of said second transistor, and a collector connected to said output terminal; and a control circuit for controlling a collector current of said second transistor in accordance with a collector current of said fourth transistor.
Claim 3
Dependent Claim
31 words
An ECL circuit according to claim 1, wherein said control circuit directly detects a potential at said output terminal and performs feedback control of a base current of said fourth transistor.
Claim 4
Dependent Claim
55 words
An ECL circuit according to claim 1, wherein said control circuit comprises a fifth transistor having a collector and an emitter connected between predetermined potential points, determined by dividing a load resistor element provided at said collector of said second transistor, and said output terminal, said fifth transistor being biased by a predetermined base potential.
Claim 5
Dependent Claim
94 words
An ECL circuit comprising: a differential pair including first and second transistors having emitters connected to each other; a third transistor having a base connected to one collector output of said differential pair; a fourth transistor having a base connected to the other collector output of said differential pair; a logic output terminal connected to an emitter of said third transistor and a collector of said fourth transistor; and a fifth transistor for detecting a potential at said logic output terminal and performing a feedback control of a collector output of said second transistor.
Claim 6
Dependent Claim
94 words
An ECL circuit comprising: a differential pair including first and second transistors having emitters connected to each other; a third transistor having a base connected to one collector output of said differential pair; a fourth transistor having a base connected to the other collector output of said differential pair; a logic output terminal connected to an emitter of said third transistor and a collector of said fourth transistor; and a fifth transistor for detecting a potential at said logic output terminal and performing a feedback control of a collector output of said second transistor.
Claim 7
Dependent Claim
50 words
An ECL circuit according to claim 4, wherein said fifth transistor has a collector and an emitter connected between predetermined potential points, determined by dividing a load resistor element provided at said collector of said second transistor, and said logic output terminal, and is biased by a predetermined base potential.
Claim 8
Dependent Claim
222 words
An ECL circuit constituting an inverter circuit, comprising: first and second transistors forming a differential pair and each having a collector coupled to a first potential and an emitter coupled to a second potential; a constant-current supply inserted between said emitters of said first and second transistors and said second potential; an input terminal connected to a base of said first transistor; a first resistor element inserted between said collector of said first transistor and said first potential; a reference potential connected to a base of said second transistor; second and third resistor elements inserted between said collector of said second transistor and said first potential; a third transistor having a base connected to said collector of said first transistor, a collector connected to said first potential and an emitter connected to an output terminal; a fourth transistor having a collector connected to said output terminal and an emitter connected to a first predetermined potential; a fourth resistor element connected between a base and said emitter of said fourth transistor; a diode inserted between said collector of said second transistor and said base of said fourth transistor; and a fifth transistor having an emitter connected to said output terminal, a collector connected to a series-connected point of said second and third resistor elements and a base connected to a second predetermined potential.
Claim 9
Dependent Claim
222 words
An ECL circuit constituting an inverter circuit, comprising: first and second transistors forming a differential pair and each having a collector coupled to a first potential and an emitter coupled to a second potential; a constant-current supply inserted between said emitters of said first and second transistors and said second potential; an input terminal connected to a base of said first transistor; a first resistor element inserted between said collector of said first transistor and said first potential; a reference potential connected to a base of said second transistor; second and third resistor elements inserted between said collector of said second transistor and said first potential; a third transistor having a base connected to said collector of said first transistor, a collector connected to said first potential and an emitter connected to an output terminal; a fourth transistor having a collector connected to said output terminal and an emitter connected to a first predetermined potential; a fourth resistor element connected between a base and said emitter of said fourth transistor; a diode inserted between said collector of said second transistor and said base of said fourth transistor; and a fifth transistor having an emitter connected to said output terminal, a collector connected to a series-connected point of said second and third resistor elements and a base connected to a second predetermined potential.
References Cited (Backward Citations)
US4629913A
Cited
US4539493A
Cited
US4687953A
Cited
EP0314139A2
Cited
US4835420A
Cited
EP0340725A2
Cited
US4970416A
Cited
US4948991A
Cited
US5041743A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-06-16 | 1995-12-16 | 1996-06-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-06-16 | 1999-12-16 | 2000-06-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-06-16 | 2003-12-16 | 2004-06-16 | $7700.00 | Window Closed / Lapsed |