Circuit arrangement for converting ECL-logic signals to TTL-logic signals

Claim 2

Circuit arrangement for level conversion of ECL-logic levels having an emitter-coupled current switch having an input addressable by ECL-logic levels and having an inverting and a non-inverting output, and a TTL-logic output stage, comprising a voltage-controlled current source formed as a current mirror with transistor diode and having an input addressable by the non-inverting output of the current switch, and the curent switch having the inverting output connected via a capacitor to the input of the TTL-logic stage.

Claim 3

Circuit arrangement according to claim 1 wherein said current source comprises a current mirror including a driving transistor, an output transistor and a transistor diode.

Claim 4

Circuit arrangement according to claim 1 wherein said TTL-logic output stage is a push-pull stage.

Claim 5

Circuit arrangement according to claim 1 wherein said TTL-logic output stage has at least one transistor, and including means for clamping the residual collector-emitter voltage of said transistor.

Claim 6

Circuit arrangement according to claim 1 wherein sid TTL-logic ouput stage has at least one transistor, and including means for clamping base potentials of said transistor.

Claim 7

Circuit arrangement according to claim 2 wherein said current mirror has an output transistor and includes means for clamping the residual collector-emitter voltage of said output transistor.

Claim 8

Circuit arrangement for level conversion of ECL-logic levels to TTL-logic levels having an emitter-coupled current switch having an input addressable by ECL-logic levels and having an inverting transistor with an inverting output and an non-inverting transistor with an non-inverting output, and a TTL-logic output stage, comprising a voltage-controlled current source formed as a current mirror having a transistor diode and an input addressable by an output from the non-inverting output of the current switch; the current switch having an output connected via a capacitor to the input of the TTL-logic output stage; and wherein said capacitor is connected between said inverting output of said current switch and an input of said TTL-logic output stage.

Claim 9

Circuit arrangement for level conversion of ECL-logic levels to TTL-logic levels having an emitter-coupled current switch having an input addressable by ECL-logic levels and having an inverting transistor with an inverting output and an non-inverting transistor with an non-inverting output, and a TTL-logic output stage, comprising a voltage-controlled current source formed as a current mirror having a transistor diode and an input addressable by an output from the non-inverting output of the current switch; the current switch having an output connected via a capacitor to the input of the TTL-logic output stage; and wherein said capacitor is connected between said inverting output of said current switch and an input of said TTL-logic output stage.

Claim 10

Circuit arrangement for level conversion of ECL-logic levels to TTL-logic levels having an emitter-coupled current switch having an input addressable by ECL-logic levels and having inverting and non-inverting transistors; and a TTL-logic stage, comprising a voltge-controlled current source formed as a current mirror with a transistor diode and having an input addressable by an output from the non-inverting side of the current switch; the current switch having an output connected via a capacitor to the input of the TTL-logic output stage; and output transistor included in the current mirror; and wherein said capacitor is formed by the capacitance of a barrier layer diode connected between the collector of the output transistor of the current mirror and the collector of the inverting transistor of the current switch.

Claim 11

Circuit arrangement for level conversion of ECL-logic levels to TTL-logic levels having an emitter-coupled current switch having an input addressable by ECL-logic levels and having inverting and non-inverting transistors; and a TTL-logic stage, comprising a voltge-controlled current source formed as a current mirror with a transistor diode and having an input addressable by an output from the non-inverting side of the current switch; the current switch having an output connected via a capacitor to the input of the TTL-logic output stage; and output transistor included in the current mirror; and wherein said capacitor is formed by the capacitance of a barrier layer diode connected between the collector of the output transistor of the current mirror and the collector of the inverting transistor of the current switch.

Claim 12

Circuit arrangement for level conversion of ECL-logic levels to TTL-logic levels having an emitter-coupled current switch having an input addressable by ECL-logic levels and having inverting and non-inverting transistors, and a TTL-logic output stage, comprising a voltage-controlled current source formed as a current mirror with a transistor diode and having an input addressable by an output from the non-inverting side of the current switch, and the current switch having an output connected via a capcacitor to the input of the TTL-logic output stage; an output transistor included in the current mirror; and wherein said capacitor is an oxide layer capacitor connected between the collector of the output transistor of the current mirror and the collector of the inverting transistor of the current switch.

Claim 13

Circuit arrangement for level conversion of ECL-logic levels to TTL-logic levels having an emitter-coupled current switch having an input addressable by ECL-logic levels and having inverting and non-inverting transistors, and a TTL-logic output stage, comprising a voltage-controlled current source formed as a current mirror with a transistor diode and having an input addressable by an output from the non-inverting side of the current switch, and the current switch having an output connected via a capcacitor to the input of the TTL-logic output stage; an output transistor included in the current mirror; and wherein said capacitor is an oxide layer capacitor connected between the collector of the output transistor of the current mirror and the collector of the inverting transistor of the current switch.