US4947061A
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS to ECL output buffer circuit
Assignee: Nokia Bell Labs
•
Filing: 1989-02-13
•
Granted: 1990-08-07
•
Expires: 2009-02-13
Abstract
Abstract Disclosed is an output buffer circuit which converts from CMOS to ECL voltage levels using only CMOS technology. An external resistor provides the buffer with reference voltage levels in combination with a reference circuit. The high and low voltage references are coupled to the gates of separate biasing transistors in separate branches of the buffer circuit. A third transistor controls whether one or both branches will be coupled to the buffer output. In the first case, the low voltage level is established, and in the second case, the high voltage level is set. Additional transistors can be provided to remove charge buildup on the third transistor.
Inventors
- 👤 Peter C. Metz
- 👤 Robert L. Pritchett
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 19:33
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/0185; H03K19/018507; H03K19/018521
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
180 words
An output buffer circuit comprising: a first MOS transistor in a first branch of the circuit; a second MOS transistor in a second branch of the circuit; a third MOS transistor in said second branch of the circuit and coupled to turn on and off the current through said second branch; the two branches being coupled in parallel so that the output voltage of the first branch when current in the second branch is turned off provides one voltage level for an emitter coupled logic circuit connected to the output of the branches, and the output voltage of the two branches when the current in the second branch is turned on provides another voltage level of the emitter coupled logic circuit connected to the output; said transistors being integrated into a single semiconductor chip; a resistor external to said chip of supplying reference voltages to said output buffer circuit; and a reference circuit including feedback loops to separate operational amplifiers for establishing high and low reference voltages applied to the output buffer in accordance with voltages across said external resistor.
Claim 2
Dependent Claim
180 words
An output buffer circuit comprising: a first MOS transistor in a first branch of the circuit; a second MOS transistor in a second branch of the circuit; a third MOS transistor in said second branch of the circuit and coupled to turn on and off the current through said second branch; the two branches being coupled in parallel so that the output voltage of the first branch when current in the second branch is turned off provides one voltage level for an emitter coupled logic circuit connected to the output of the branches, and the output voltage of the two branches when the current in the second branch is turned on provides another voltage level of the emitter coupled logic circuit connected to the output; said transistors being integrated into a single semiconductor chip; a resistor external to said chip of supplying reference voltages to said output buffer circuit; and a reference circuit including feedback loops to separate operational amplifiers for establishing high and low reference voltages applied to the output buffer in accordance with voltages across said external resistor.
Claim 3
Dependent Claim
22 words
The circuit according to claim 1 wherein the external resistor is coupled to the output buffer circuit through a sampling reference circuit.
Claim 4
Dependent Claim
81 words
The circuit according to claim 1 wherein the feedback loops are coupled to two branches of the reference circuit, one branch including a fourth MOS transistor and the other branch including a fifth and sixth MOS transistor, one of said fifth and sixth transistors controlling the current through that branch so that a first reference voltage is established when a current flows through one branch and a second reference voltage is established when a current flows through both of the branches.
Claim 5
Dependent Claim
31 words
The circuit according to claim 1 wherein the gates of the first and second transistors are coupled to separate operational amplifiers which are for coupling to high and low reference voltages.
Claim 6
Dependent Claim
17 words
The circuit according to claim 1 further comprising means for removing charge buildup on said third transistor.
Claim 7
Dependent Claim
31 words
The circuit according to claim 1 wherein one voltage level is within the range -0.880 to -1.025 volts and the other voltage level is within the range -1.620 to -1.810 volts.
Claim 8
Dependent Claim
27 words
The circuit according to claim 1 wherein the third transistor is coupled so as to receive voltages at its gate within the range 0 to -5 volts.
Claim 9
Dependent Claim
21 words
The circuit according to claim 1 further comprising a shunt capacitor connected across the source and drain of the second transistor.
Claim 10
Dependent Claim
29 words
The circuit according to claim 4 wherein the first and second transistors are such that, when a bias is supplied thereto, they will operate as essentially non-ideal voltage sources.
Claim 11
Dependent Claim
37 words
The circuit according to claim 1 wherein the said external resistor is coupled so as to receive the same voltage as a termination resistor coupled through a transmission path coupled to the output of said buffer circuit.
References Cited (Backward Citations)
US4797583A
Cited
US4794282A
Cited
US4792704A
Cited
US4800303A
Cited
US4806799A
Cited
US4806799B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-08-06 | 1994-02-05 | 1994-08-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-08-06 | 1998-02-05 | 1998-08-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-08-06 | 2002-02-05 | 2002-08-07 | $7700.00 | Window Closed / Lapsed |