Patent US5825209A successfully refreshed from Google Patents.
US5825209A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Quadrature phase detector
Assignee: Rambus Inc
•
Filing: 1997-02-27
•
Granted: 1998-10-20
•
Expires: 2017-02-27
Abstract
Abstract A quadrature phase detector includes a first load and a current source circuit. A first differential circuit and a second differential circuit coupled to the first load. In response to a first input signal, a first switching circuit couples the current source to the first differential circuit to form a first differential amplifier. The first switching circuit also couples the current source to the second differential circuit to form a second differential amplifier. The second differential amplifier is cross-coupled to the first differential amplifier. The first and second differential amplifiers are coupled to receive a differential second input signal, wherein the first and second input signals have a substantially different signal swing. A second switching circuit couples the current source to a second load in response to the complement of the first input signal. The cross-coupled first and second differential amplifiers provide a differential output signal corresponding to a quadrature phase error between the first and differential second input signals.
Inventors
- 👤 Donald C. Stark
- 👤 Wayne S. Richardson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 02:06
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
159 words
An apparatus for detecting quadrature phase error, comprising: a first load; a second load; cross-coupled first and second differential circuits, the cross-coupled differential circuits coupled to the first load; a current source circuit; a first switching circuit; a second switching circuit, wherein the first and second switching circuits operate to couple the current source circuit to a selected one of the cross-coupled differential circuits and the second load in accordance with a first input signal and a complement of the first input signal, respectively; wherein the cross-coupled differential circuits receive a differential second input signal, wherein the first and second input signals have a different signal swing, wherein the cross-coupled first and second differential circuits provide a quadrature phase error signal at a first and second output representing a quadrature phase error between the first and second input signals, wherein the quadrature phase error signal is substantially independent of parasitic capacitance associated with the first and second differential circuits.
Claim 2
Independent Claim
159 words
An apparatus for detecting quadrature phase error, comprising: a first load; a second load; cross-coupled first and second differential circuits, the cross-coupled differential circuits coupled to the first load; a current source circuit; a first switching circuit; a second switching circuit, wherein the first and second switching circuits operate to couple the current source circuit to a selected one of the cross-coupled differential circuits and the second load in accordance with a first input signal and a complement of the first input signal, respectively; wherein the cross-coupled differential circuits receive a differential second input signal, wherein the first and second input signals have a different signal swing, wherein the cross-coupled first and second differential circuits provide a quadrature phase error signal at a first and second output representing a quadrature phase error between the first and second input signals, wherein the quadrature phase error signal is substantially independent of parasitic capacitance associated with the first and second differential circuits.
Claim 3
Dependent Claim
31 words
The apparatus of claim 1 wherein the first differential circuit further comprises a first transistor and a second transistor, wherein the first and second transistors have substantially the same electrical characteristics.
Claim 4
Dependent Claim
31 words
The apparatus of claim 1 wherein the second differential circuit further comprises a first transistor and a second transistor, wherein the first and second transistors have substantially the same electrical characteristics.
Claim 5
Dependent Claim
47 words
The apparatus of claim 1 wherein the first differential circuit further comprises a first transistor and a second transistor, wherein the second differential circuit further comprises a third transistor and a fourth transistor, wherein the first, second, third, and fourth transistors have substantially the same electrical characteristics.
Claim 6
Dependent Claim
21 words
The apparatus of claim 1 wherein the current source circuit further comprises a first current source and a second current source.
Claim 7
Dependent Claim
66 words
The apparatus of claim 5 wherein the first switching circuit comprises: a first transistor for coupling the first differential circuit to the first current source in accordance with the first input signal; and a second transistor for coupling the second differential circuit to the second current source in accordance with the first input signal, wherein the first and second transistors have substantially the same electrical characteristics.
Claim 8
Dependent Claim
70 words
The apparatus of claim 5 wherein the second switching circuit comprises: a first transistor for coupling the second load to the first current source in accordance with the complement of the first input signal; and a second transistor for coupling the second load to the second current source in accordance with the complement of the first input signal, wherein the first and second transistors have substantially the same electrical characteristics.
Claim 9
Dependent Claim
38 words
The apparatus of claim 1 further comprising: a precharging circuit, wherein the precharging circuit precharges the first output and the second output of the cross-coupled differential circuits to a predetermined first potential in response to an equalization signal.
Claim 10
Dependent Claim
19 words
The apparatus of claim 1 wherein the first input signal has complementary metal oxide semiconductor (CMOS) compatible logic levels.
Claim 11
Dependent Claim
16 words
The apparatus of claim 1 wherein the differential second input signal is a full differential signal.
Claim 12
Dependent Claim
15 words
The apparatus of claim 1 wherein the differential second input signal is a quasi-differential signal.
Claim 13
Dependent Claim
90 words
The apparatus of claim 1 wherein the first load comprises: a first current mirror comprising: a diode-coupled first transistor coupled to the first output of the cross-coupled differential circuits; a second transistor coupled to mirror the current through the first transistor to the second output of the cross-coupled differential circuits; a second current mirror comprising: a diode-coupled third transistor coupled to the second output of the cross-coupled differential circuits; a fourth transistor coupled to mirror the current through the third transistor to the first output of the cross-coupled differential circuits.
Claim 14
Dependent Claim
17 words
The apparatus of claim 12 wherein the first, second, third, and fourth transistors are P type transistors.
Claim 15
Dependent Claim
16 words
The apparatus of claim 12 wherein the first, second, third, and fourth transistors are N-type transistors.
Claim 16
Dependent Claim
13 words
The apparatus of claim 1 wherein the second load comprises an N-type transistor.
Claim 17
Dependent Claim
68 words
The apparatus of claim 1 further comprising: a first capacitance coupled between the first output of the first and second differential circuits and a signal ground; a second capacitance coupled between the second output of the first and second differential circuits and the signal ground, wherein the first and second capacitances are substantially greater than a parasitic capacitance associated with each of the first and second differential circuits.
Claim 18
Dependent Claim
36 words
The apparatus of claim 1 further comprising equalization circuitry coupled to the first and second outputs, wherein the equalization circuitry forces the quadrature phase error signal to a predetermined value in response to an equalization signal.
Claim 19
Independent Claim
151 words
An apparatus for detecting quadrature phase error, comprising: a first load; cross-coupled first and second differential circuits, the first and second differential circuits coupled to the first load; a current source circuit providing a first current and a second current; a first switching circuit coupling the first current to the first differential circuit and the second current to the second differential circuit in response to a first input signal, the cross-coupled differential circuits coupled to receive a differential second input signal; a second load; and a second switching circuit coupling the first and second currents to the second load in response to a complement of the first input signal, the cross-coupled differential circuits providing a quadrature phase error signal representing a quadrature phase error between the first and second input signals, wherein the quadrature phase error signal is substantially independent of parasitic capacitance associated with the first and second differential circuits.
Claim 20
Independent Claim
151 words
An apparatus for detecting quadrature phase error, comprising: a first load; cross-coupled first and second differential circuits, the first and second differential circuits coupled to the first load; a current source circuit providing a first current and a second current; a first switching circuit coupling the first current to the first differential circuit and the second current to the second differential circuit in response to a first input signal, the cross-coupled differential circuits coupled to receive a differential second input signal; a second load; and a second switching circuit coupling the first and second currents to the second load in response to a complement of the first input signal, the cross-coupled differential circuits providing a quadrature phase error signal representing a quadrature phase error between the first and second input signals, wherein the quadrature phase error signal is substantially independent of parasitic capacitance associated with the first and second differential circuits.
Claim 21
Dependent Claim
17 words
The apparatus of claim 18 wherein the first and second input signals have a different signal swing.
Claim 22
Dependent Claim
15 words
The apparatus of claim 18 wherein the first and second currents have substantially different magnitudes.
Claim 23
Dependent Claim
35 words
The apparatus of claim 18 further comprising equalization circuitry coupled to the cross-coupled differential circuits, wherein the equalization circuitry forces the quadrature phase error signal to a predetermined value in response to an equalization signal.
References Cited (Backward Citations)
US3675139A
Cited
US3617855A
Cited
US3842211A
Cited
US3771063A
Cited
US3863080A
Cited
US3922602A
Cited
US4178554A
Cited
US4285006A
Cited
US4117410A
Cited
US4156851A
Cited
JPS5535516A
Cited
US4291274A
Cited
US4364082A
Cited
US4520321A
Cited
US4506175A
Cited
JPS59191906A
Cited
GB2140993A
Cited
US4547685A
Cited
US4635097A
Cited
US4623805A
Cited
US4721904A
Cited
US4751469A
Cited
US4868512A
Cited
US4904948A
Cited
US4814648A
Cited
US4929916A
Cited
US4870303A
Cited
US4937476A
Cited
US4963817A
Cited
US5253187A
Cited
US4893094A
Cited
US4958133A
Cited
US5164838A
Cited
US5220294A
Cited
US5148113A
Cited
US5248946A
Cited
EP0490690A1
Cited
US5253042A
Cited
US5223755A
Cited
US5121010A
Cited
US5095233A
Cited
US5128554A
Cited
EP0521215A1
Cited
US5252865A
Cited
US5179303A
Cited
US5440274A
Cited
US5309162A
Cited
US5187448A
Cited
US5309047A
Cited
US5362995A
Cited
US5394024A
Cited
US5432480A
Cited
US5400085A
Cited
US5351000A
Cited
US5422918A
Cited
US5422529A
Cited
US5614855A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-10-19 | 2002-04-20 | 2002-10-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-10-19 | 2006-04-20 | 2006-10-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-10-19 | 2010-04-20 | 2010-10-20 | $7700.00 | Window Closed / Lapsed |