Patent US5814893A successfully refreshed from Google Patents.
US5814893A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device having a bond pad
Assignee: NXP USA Inc
•
Filing: 1997-02-13
•
Granted: 1998-09-29
•
Expires: 2017-02-13
Abstract
Abstract Bond pads (394, 106) and bond pad openings (62, 108) are formed such that the bond pad openings (62, 108) are asymmetric to the conductive sections (398, 106) of the bond pads (394, 106). If the bond pads are more likely to lift from the scribe line side of the bond pad (394, 106), the bond pad openings (62, 108) are formed such that the passivation layer (52) overlies more of the conductive section (398, 106) near the scribe line (40). If the bond pads (394, 106) are more likely to lift from the other side, the passivation layer (52) overlies more of the other side of the conductive section (398, 106). In addition to reducing the risk of lifting, contamination problems should also be reduced.
Inventors
- 👤 Ting-Chen Hsu
- 👤 Edward O. Travis
- 👤 Clifford M. Howard
- 👤 Stephen G. Jamison
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 13:58
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10P90/1914; H10W; H10W72/00; H10W72/071; H10W20/00; H10W20/40; H10W20/41; H10W20/425; H10W70/00; H10W70/60; H10W72/075; H10W72/07551; H10W72/07553; H10W72/50; H10W72/531; H10W72/5363; H10W72/551; H10W72/552; H10W72/5524; H10W72/59; H10W72/90; H10W72/921; H10W72/923; H10W72/951; H10W72/952; H10W72/981; H10W72/983; Y; Y10; Y10S; Y10S438/00; Y10S438/958
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
240 words
A semiconductor device comprising: a first interconnect and a second interconnect; a first bond pad having a first conductive section and a second bond pad having a second conductive section, wherein: the first bond pad lies adjacent to the first interconnect; and the second bond pad lies adjacent to the second interconnect; and a passivation layer including a first bond pad opening and a second bond pad opening, wherein: the first bond pad opening overlies the first bond pad; the second bond pad opening overlies the second bond pad; the passivation layer overlies first and second portions of the first and second conductive sections; the second portion of the first conductive section lies adjacent to the first interconnect; the first portion of the first conductive section lies further from the first interconnect compared to the second portion of the first conductive section; the second portion of the second conductive section lies adjacent to the second interconnect; the first portion of the second conductive section lies further from the second interconnect compared to the second portion of the second conductive section; the first bond pad lies closer to a first side of the semiconductor device compared to the second bond pad; the second bond pad lies closer to a second side of the semiconductor device that is opposite the first side compared to the first bond pad; and each of the first portions is wider than each of the second portions.
Claim 2
Dependent Claim
240 words
A semiconductor device comprising: a first interconnect and a second interconnect; a first bond pad having a first conductive section and a second bond pad having a second conductive section, wherein: the first bond pad lies adjacent to the first interconnect; and the second bond pad lies adjacent to the second interconnect; and a passivation layer including a first bond pad opening and a second bond pad opening, wherein: the first bond pad opening overlies the first bond pad; the second bond pad opening overlies the second bond pad; the passivation layer overlies first and second portions of the first and second conductive sections; the second portion of the first conductive section lies adjacent to the first interconnect; the first portion of the first conductive section lies further from the first interconnect compared to the second portion of the first conductive section; the second portion of the second conductive section lies adjacent to the second interconnect; the first portion of the second conductive section lies further from the second interconnect compared to the second portion of the second conductive section; the first bond pad lies closer to a first side of the semiconductor device compared to the second bond pad; the second bond pad lies closer to a second side of the semiconductor device that is opposite the first side compared to the first bond pad; and each of the first portions is wider than each of the second portions.
Claim 3
Dependent Claim
40 words
The semiconductor device of claim 1, wherein each of the first and second bond pads has a layer that includes a material selected from a group consisting of a refractory metal, a refractory metal silicide, and a refractory metal nitride.
Claim 4
Dependent Claim
34 words
The semiconductor device of claim 1, wherein the first conductive section further comprises: another first portion; and another second portion, wherein each of the first portions is wider than each of the second portion.
Claim 5
Dependent Claim
32 words
The semiconductor device of claim 1, wherein the first portion of the first conductive section is in a range of 2-20 times wider than the second portion of the first conductive section.
Claim 6
Dependent Claim
53 words
The semiconductor device of claim 1, wherein: the passivation layer overlies a third portion of the first conductive section; the third portion lies adjacent to the first bond pad opening, the first portion, and the second portion; and the third portion is narrower than the first portion and wider than the second portion.
Claim 7
Dependent Claim
255 words
A semiconductor device comprising: a first scribe line and a second scribe line that are on opposite sides of the semiconductor device; a first bond pad having a first conductive section and a second bond pad having a second conductive section, wherein: the first bond pad lies closer to the first scribe line compared to the second bond pad; and the second bond pad lies closer to the second scribe line compared to the first bond pad; and a passivation layer including a first bond pad opening and a second bond pad opening, wherein: the first bond pad opening overlies the first bond pad; the second bond pad opening overlies the second bond pad; the passivation layer overlies first portions, second portions, third portions, and fourth portions of the first and second conductive sections; for the first conductive section: the first and second portions lie adjacent to opposite sides of the first bond pad opening; and the third and fourth portions lie adjacent to opposite sides of the first bond pad opening and adjacent to the first and second portions; for the second conductive section: the first and second portions lie adjacent to opposite sides of the first bond pad opening; and the third and fourth portions lie adjacent to opposite sides of the second bond pad opening and adjacent to the first and second portions; and the first portions are widest, the second portions are narrowest, and the third and fourth portions have widths that are between widths of the first and second portions.
Claim 8
Dependent Claim
255 words
A semiconductor device comprising: a first scribe line and a second scribe line that are on opposite sides of the semiconductor device; a first bond pad having a first conductive section and a second bond pad having a second conductive section, wherein: the first bond pad lies closer to the first scribe line compared to the second bond pad; and the second bond pad lies closer to the second scribe line compared to the first bond pad; and a passivation layer including a first bond pad opening and a second bond pad opening, wherein: the first bond pad opening overlies the first bond pad; the second bond pad opening overlies the second bond pad; the passivation layer overlies first portions, second portions, third portions, and fourth portions of the first and second conductive sections; for the first conductive section: the first and second portions lie adjacent to opposite sides of the first bond pad opening; and the third and fourth portions lie adjacent to opposite sides of the first bond pad opening and adjacent to the first and second portions; for the second conductive section: the first and second portions lie adjacent to opposite sides of the first bond pad opening; and the third and fourth portions lie adjacent to opposite sides of the second bond pad opening and adjacent to the first and second portions; and the first portions are widest, the second portions are narrowest, and the third and fourth portions have widths that are between widths of the first and second portions.
Claim 9
Dependent Claim
40 words
The semiconductor device of claim 6, wherein each of the first and second bond pads has a layer that includes a material selected from a group consisting of a refractory metal, a refractory metal silicide, and a refractory metal nitride.
Claim 10
Dependent Claim
26 words
The semiconductor device of claim 6, wherein each of the first portions is in a range of 2-20 times wider than each of the second portions.
Claim 11
Dependent Claim
23 words
The semiconductor device of claim 6, wherein the passivation layer includes a material selected from a group consisting of nitride, oxide, and oxynitride.
Claim 12
Dependent Claim
72 words
A semiconductor device comprising: a bond pad having a conductive section; and a passivation layer including a bond pad opening, wherein: the bond pad opening overlies the bond pad; the passivation layer overlies all of a first portion and a second portion of the conductive section; and the first portion is wider than the second portion; and a wire bonded to the bond pad, wherein the wire extends over the first portion.
Claim 13
Dependent Claim
72 words
A semiconductor device comprising: a bond pad having a conductive section; and a passivation layer including a bond pad opening, wherein: the bond pad opening overlies the bond pad; the passivation layer overlies all of a first portion and a second portion of the conductive section; and the first portion is wider than the second portion; and a wire bonded to the bond pad, wherein the wire extends over the first portion.
Claim 14
Dependent Claim
35 words
The semiconductor device of claim 10, wherein the bond pad has a layer that includes a material selected from a group consisting of a refractory metal, a refractory metal silicide, and a refractory metal nitride.
Claim 15
Dependent Claim
33 words
The semiconductor device of claim 10, wherein the conductive section further comprises: another first portion; and another second portion, wherein each of the first portions is wider than each of the second portions.
Claim 16
Dependent Claim
30 words
The semiconductor device of claim 10, wherein the first portion of the conductive section is in a range of 2-20 times wider than the second portion of the conductive section.
Claim 17
Dependent Claim
51 words
The semiconductor device of claim 10, wherein: the passivation layer overlies a third portion of the conductive section; the third portion lies adjacent to the bond pad opening, the first portion, and the second portion; and the third portion is narrower than the first portion and wider than the second portion.
Claim 18
Dependent Claim
28 words
The semiconductor device of claim 10, further comprising an interconnect, wherein the first portion of the conductive section lies further from the interconnect compared to the second portion.
References Cited (Backward Citations)
US4355456A
Cited
JPS62134953A
Cited
US4949150A
Cited
US4878098A
Cited
US4948754A
Cited
US5235212A
Cited
US5061985A
Cited
US4993618A
Cited
US5009721A
Cited
US4993305A
Cited
US5082801A
Cited
US4916519A
Cited
US5319224A
Cited
EP0450320A1
Cited
US5226582A
Cited
EP0514888A1
Cited
US5463255A
Cited
US5693984A
Cited
US5441917A
Cited
US5731634A
Cited
US5602420A
Cited
EP0588577A2
Cited
US5523626A
Cited
US5587607A
Cited
US5502337A
Cited
US5640048A
Cited
US5623154A
Cited
EP0723294A2
Cited
US5677570A
Cited
US5742100A
Cited
US5612570A
Cited
US5641978A
Cited
US5644166A
Cited
US5652467A
Cited
US5637920A
Cited
US5712508A
Cited
US5608245A
Cited
US5666008A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-09-28 | 2002-03-30 | 2002-09-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-09-28 | 2006-03-30 | 2006-09-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-09-28 | 2010-03-30 | 2010-09-29 | $7700.00 | Window Closed / Lapsed |