Patent US5812441A successfully refreshed from Google Patents.
US5812441A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MOS diode for use in a non-volatile memory cell
Assignee: Micron Technology Inc
•
Filing: 1996-10-21
•
Granted: 1998-09-22
•
Expires: 2016-10-21
Abstract
Abstract A variable resistance material-based memory cell is disclosed for use in an electronic memory. The memory cell includes a MOS diode for delivering large amounts of current to the variable resistance material, as needed during programming of the memory cell. In one embodiment, a buried contact under the gate is used as the drain of the device. The buried contact allows formation of a very short channel, causing a "snapback" phenomenon in the MOS diode and thereby greatly increasing the amount of current flow across the device. This buried contact construction has the additional advantage of reducing the area needed for the memory cell. Additionally, the processing is simple and may be performed using the same techniques normally used during the fabrication of electronic memories.
Inventors
- 👤 Monte Manning
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 10:50
CPC Classifications
H; H10; H10D; H10D48/00; H10D48/30; H10D48/32; H10D48/366; G; G11; G11C; G11C13/00; G11C13/0002; G11C13/0004; H10B; H10B63/00; H10B63/10; H10B69/00; G11C2213/00; G11C2213/70; G11C2213/72
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
127 words
A variable resistance material-based memory cell comprising: a first node and a second node; a memory element having a first electrode and a second electrode, and having a resettable variable resistance material layer disposed between the first and second electrodes, said first electrode being electrically coupled to said first node; and a MOS diode having a gate, a source, a drain, and a channel defined between said source and said drain, said channel being about 0.2 microns long or less, said source being electrically coupled to said second electrode of said memory element, and said gate and said drain being electrically coupled to said second node, said diode being configured to promote operation in a snapback region during application of a programming current to said memory cell.
Claim 2
Dependent Claim
127 words
A variable resistance material-based memory cell comprising: a first node and a second node; a memory element having a first electrode and a second electrode, and having a resettable variable resistance material layer disposed between the first and second electrodes, said first electrode being electrically coupled to said first node; and a MOS diode having a gate, a source, a drain, and a channel defined between said source and said drain, said channel being about 0.2 microns long or less, said source being electrically coupled to said second electrode of said memory element, and said gate and said drain being electrically coupled to said second node, said diode being configured to promote operation in a snapback region during application of a programming current to said memory cell.
Claim 3
Dependent Claim
126 words
A variable resistance material-based memory matrix for storing data comprising: a plurality of first address lines and a plurality of second address lines; and a plurality of memory cells, each said memory cell being electrically coupled between one of said first address lines and one of said second address lines, each said memory cell comprising a resettable variable resistance material memory element connected in series with a MOS diode, said MOS diode comprising a gate, a source, a drain, and a channel defined between said source and said drain, said MOS diode being configured to promote operation in a snapback region during application of voltage to said memory cell during operation, wherein said channel region of each said MOS diode is about 0.2 microns or less.
Claim 4
Dependent Claim
126 words
A variable resistance material-based memory matrix for storing data comprising: a plurality of first address lines and a plurality of second address lines; and a plurality of memory cells, each said memory cell being electrically coupled between one of said first address lines and one of said second address lines, each said memory cell comprising a resettable variable resistance material memory element connected in series with a MOS diode, said MOS diode comprising a gate, a source, a drain, and a channel defined between said source and said drain, said MOS diode being configured to promote operation in a snapback region during application of voltage to said memory cell during operation, wherein said channel region of each said MOS diode is about 0.2 microns or less.
Claim 5
Dependent Claim
29 words
A memory cell comprising: a reprogrammable memory element; and a diode-connected transistor coupled to said memory element, said transistor having a channel length of no more than 0.2 microns.
Claim 6
Dependent Claim
29 words
A memory cell comprising: a reprogrammable memory element; and a diode-connected transistor coupled to said memory element, said transistor having a channel length of no more than 0.2 microns.
Claim 7
Dependent Claim
41 words
A memory cell comprising: a reprogrammable memory element; and a diode-connected transistor coupled to said memory element, said transistor operating in a snapback region during reprogramming of said memory element, and said transistor having a channel length less than 0.2 microns.
Claim 8
Dependent Claim
41 words
A memory cell comprising: a reprogrammable memory element; and a diode-connected transistor coupled to said memory element, said transistor operating in a snapback region during reprogramming of said memory element, and said transistor having a channel length less than 0.2 microns.
References Cited (Backward Citations)
US3423646A
Cited
GB1319388A
Cited
US3796926A
Cited
US3801966A
Cited
US4099260A
Cited
US4115872A
Cited
US4194283A
Cited
US4227297A
Cited
US4203123A
Cited
US4174521A
Cited
US4502208A
Cited
US4272562A
Cited
US4442507A
Cited
US4458260A
Cited
US4569698A
Cited
EP0117045A2
Cited
US4677742A
Cited
JPS60109266A
Cited
US4795657A
Cited
US4876668A
Cited
US4892840A
Cited
US4757359A
Cited
US4823181A
Cited
US4876220A
Cited
US4881114A
Cited
US4809044A
Cited
US4804490A
Cited
US5144404A
Cited
US5335219A
Cited
US5534711A
Cited
US5166758A
Cited
US5341328A
Cited
US5296716A
Cited
US5177567A
Cited
US5166096A
Cited
US5359205A
Cited
US5257222A
Cited
US5363329A
Cited
US5513142A
Cited
US5510629A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-09-21 | 2002-03-23 | 2002-09-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-09-21 | 2006-03-23 | 2006-09-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-09-21 | 2010-03-23 | 2010-09-22 | $7700.00 | Window Closed / Lapsed |