Patent US1941682A successfully refreshed from Google Patents.
Patent US5756385A successfully refreshed from Google Patents.
US5756385A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers
Assignee: SanDisk Technologies LLC
•
Filing: 1995-11-22
•
Granted: 1998-05-26
•
Expires: 2015-11-22
Abstract
Abstract Techniques of forming a flash EEPROM cell array with the size of individual cells being reduced, thereby increasing the number of cells which may be formed on a semiconductor substrate of a given size. Use of dielectric spacers in several steps of the process controls areas being etched or implanted with ions to something smaller than can be obtained by the highest resolution photolithography. Both split-channel and non-split-channel (no select transistor) types of memory cells are included. Example cells employ three polysilicon layers, having separate floating, control and erase gates. A technique of forming the memory cell gates with greater uniformity of conductivity level includes depositing undoped polysilicon and then using ion implantation to introduce the dopant. Field oxide is formed at an early stage in the process by CVD deposition and dry etching. The memory cell array and adjacent peripheral components are formed in a coordinated manner on a single integrated circuit chip.
Inventors
- 👤 Jack H. Yuan
- 👤 Eliyahou Harari
- 👤 Henry Chien
- 👤 Gheorghe Samachisa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 21:59
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/40; H10B41/42; H10B41/43; H10B41/48; Y; Y10; Y10S; Y10S438/00; Y10S438/981
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
158 words
A method of forming circuit elements in at least two non-overlapping regions of an integrated circuit on a substrate, comprising the steps of: forming a first layer of silicon dioxide with a first common thickness in both of said first and second regions, masking said first region against being etched, etching away the first layer of silicon dioxide in the second region, removing the mask over the first region, forming a second layer of silicon dioxide with a second common thickness in both of said first and second regions, whereby silicon dioxide results in the first region with the first thickness and in the second region with both the first and second thickness, anisotropically etching away portions of the silicon dioxide in both of the first and second regions according to a pattern thereacross, thereby to form openings therein according to said pattern, and forming circuit elements in said openings within both of the first and second regions.
Claim 2
Independent Claim
158 words
A method of forming circuit elements in at least two non-overlapping regions of an integrated circuit on a substrate, comprising the steps of: forming a first layer of silicon dioxide with a first common thickness in both of said first and second regions, masking said first region against being etched, etching away the first layer of silicon dioxide in the second region, removing the mask over the first region, forming a second layer of silicon dioxide with a second common thickness in both of said first and second regions, whereby silicon dioxide results in the first region with the first thickness and in the second region with both the first and second thickness, anisotropically etching away portions of the silicon dioxide in both of the first and second regions according to a pattern thereacross, thereby to form openings therein according to said pattern, and forming circuit elements in said openings within both of the first and second regions.
Claim 3
Dependent Claim
29 words
The method according to claim 1, wherein the circuit forming step includes forming an array of memory cells in the first region and peripheral circuits in the second region.
Claim 4
Dependent Claim
30 words
The method according to claim 1 wherein the circuit forming step includes simultaneously forming at least some components of the circuit elements in both of the first and second regions.
Claim 5
Independent Claim
116 words
A method of forming field effect transistors in a region of an integrated circuit surrounding a memory cell array, comprising the steps of: depositing a field oxide layer on a semiconductor substrate surface by a CVD process, anisotropically etching away portions of the field oxide layer according to a pattern thereacross, thereby to form openings in said layer with sidewalls that are substantially perpendicular to the substrate surface, depositing a dielectric layer over the etched field oxide layer, anisotropically etching away said deposited dielectric layer from the field oxide layer in a manner to leave spacers along the sidewalls of the openings in the field oxide layer, and forming transistors in said openings between the spacers.
Claim 6
Independent Claim
116 words
A method of forming field effect transistors in a region of an integrated circuit surrounding a memory cell array, comprising the steps of: depositing a field oxide layer on a semiconductor substrate surface by a CVD process, anisotropically etching away portions of the field oxide layer according to a pattern thereacross, thereby to form openings in said layer with sidewalls that are substantially perpendicular to the substrate surface, depositing a dielectric layer over the etched field oxide layer, anisotropically etching away said deposited dielectric layer from the field oxide layer in a manner to leave spacers along the sidewalls of the openings in the field oxide layer, and forming transistors in said openings between the spacers.
References Cited (Backward Citations)
US3970486A
Cited
US4101344A
Cited
US4385432A
Cited
US4267632A
Cited
US4352236A
Cited
US4574465A
Cited
JPS594137A
Cited
US4766088A
Cited
US4721687A
Cited
US4780431A
Cited
US4849369A
Cited
US5061654A
Cited
JPH01260841A
Cited
US4971923A
Cited
US5095344A
Cited
US5336628A
Cited
US5025494A
Cited
US5082794A
Cited
US5070032A
Cited
US5045489A
Cited
JPH03101252A
Cited
US5343063A
Cited
US5196367A
Cited
US5312781A
Cited
US5385857A
Cited
US5397724A
Cited
US5350706A
Cited
US5362685A
Cited
US5372951A
Cited
US5374575A
Cited
US5369052A
Cited
US5427963A
Cited
US5418176A
Cited
US5409854A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-25 | 2001-11-24 | 2002-05-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-25 | 2005-11-24 | 2006-05-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-25 | 2009-11-24 | 2010-05-26 | $7700.00 | Window Closed / Lapsed |