US5621233A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electrically programmable read-only memory cell
Assignee: NXP USA Inc
•
Filing: 1995-06-05
•
Granted: 1997-04-15
•
Expires: 2015-06-05
Abstract
Abstract EPROM cells include T-shaped floating gates (61, 171) and control gates that surround virtually all of the floating gates (61, 171) except for the portion of the floating gates (61, 171) that lie on a gate dielectric layer (51, 151). The EPROM cells may include customized well regions (22, 122) to allow flash erasing or individual cell erasing for electrically erasable EPROMs. Many different configurations of the memory cells are possible. The configurations of the source regions, drain regions, and well regions (22, 122) may be determined by how a user of the memory cells wants to program or erase the memory cells.
Inventors
- 👤 Umesh Sharma
- 👤 Michael P. Woo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 09:04
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/30
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
186 words
A semiconductor device including an array of electrically programmable read-only memory cells comprising: a semiconductor substrate having a first conductivity type; a first well region having a second conductivity type that is opposite the first conductivity type, wherein the first well region lies within the substrate; a second well region having the first conductivity type, wherein the second well region lies within the first well region; a third well region having the first conductivity type, wherein the third well region lies within the first well region and is spaced apart from the second well region; a first plurality of floating gates overlying the first well region, wherein: the first plurality of floating gates includes a second plurality of floating gates and a third plurality of floating gates; the second plurality of floating gates overlie the second well region; and the third plurality of floating gates overlie the third well region; an intergate dielectric layer lying adjacent to the first plurality of floating gates; and a first word line and a second word line lying adjacent to the intergate dielectric layer and overlying the first well region.
Claim 2
Dependent Claim
186 words
A semiconductor device including an array of electrically programmable read-only memory cells comprising: a semiconductor substrate having a first conductivity type; a first well region having a second conductivity type that is opposite the first conductivity type, wherein the first well region lies within the substrate; a second well region having the first conductivity type, wherein the second well region lies within the first well region; a third well region having the first conductivity type, wherein the third well region lies within the first well region and is spaced apart from the second well region; a first plurality of floating gates overlying the first well region, wherein: the first plurality of floating gates includes a second plurality of floating gates and a third plurality of floating gates; the second plurality of floating gates overlie the second well region; and the third plurality of floating gates overlie the third well region; an intergate dielectric layer lying adjacent to the first plurality of floating gates; and a first word line and a second word line lying adjacent to the intergate dielectric layer and overlying the first well region.
Claim 3
Dependent Claim
58 words
The semiconductor device of claim 1, wherein: the first and second word lines have lengths that extend in a first direction; the second and third well regions have lengths that extend in a second direction that is perpendicular to the first direction; and each of the first and second word lines overlies the second and third well regions.
Claim 4
Dependent Claim
56 words
The semiconductor device of claim 1, wherein: each of the floating gates has a T-shape that includes a trunk portion and a cross-bar portion; the intergate dielectric layer has a uniform thickness along surfaces of the trunk and cross-bar portions of the floating gates; and portions of the word lines underlie portions of the floating gates.
Claim 5
Dependent Claim
27 words
The semiconductor device of claim 1, wherein the intergate dielectric layer includes oxide-nitride-oxide and has an electrically measured oxide equivalent thickness in a range of 50-300 angstroms.
References Cited (Backward Citations)
JPS5546502A
Cited
US4618876A
Cited
US4823175A
Cited
US4997781A
Cited
US5471080A
Cited
JPH0334577A
Cited
US5200636A
Cited
US5242848A
Cited
US5194925A
Cited
US5302844A
Cited
US5290725A
Cited
US5267195A
Cited
US5064683A
Cited
US5243559A
Cited
US5120670A
Cited
JPH05226665A
Cited
US5196722A
Cited
JPH05343700A
Cited
US5341342A
Cited
US5382540A
Cited
US5457652A
Cited
US5434093A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-14 | 2000-10-14 | 2001-04-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-14 | 2004-10-14 | 2005-04-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-14 | 2008-10-14 | 2009-04-15 | $7700.00 | Window Closed / Lapsed |