Patent US5585600A successfully refreshed from Google Patents.
US5585600A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Encapsulated semiconductor chip module and method of forming the same
Assignee: International Business Machines Corp
•
Filing: 1993-09-02
•
Granted: 1996-12-17
•
Expires: 2013-09-02
Abstract
Abstract The present invention provides a method for forming an improved lead-on chip semiconductor module and an improved module of this type. In a lead-on chip semiconductor device, a semiconductor chip which has a major surface having input and output bonding pads thereon, is secured to a lead frame having a plurality of leads adjacent the bonding pads by means of bonding wires connecting a respective one of the leads to a pad on the chip. A coating of dielectric material having a Young's modulus in the range of about 10 psi to about 500 psi is disposed around the entire length of each of the wires and over the pads and over the portion of the respective leads to which the wires are connected to act as a stress buffer. This material preferably has a Tg of at least as low as -40 DEG C. Also preferably this package is encapsulated with conventional encapsulant.
Inventors
- 👤 Francis E. Froebel
- 👤 David L. Gardell
- 👤 Gary H. Irish
- 👤 Mohammed S. Shaikh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 05:07
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/40; H10W74/47; H10W70/00; H10W70/40; H10W70/411; H10W70/415; H10W74/10; H10W74/111; H10W74/121; H10W72/00; H10W72/01; H10W72/0198; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/551; H10W72/552; H10W72/5522; H10W72/59; H10W72/851; H10W72/853; H10W72/865; H10W72/90; H10W72/931; H10W72/934; H10W72/941; H10W72/944; H10W72/9445; H10W72/951; H10W90/00; H10W90/701; H10W90/731; H10W90/736; H10W90/751; H10W90/756
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
109 words
A method of forming a semiconductor package comprising the steps of: providing a semiconductor chip having first and second major surfaces with input and output bonding pads on the first major surface; providing a lead frame having a plurality of leads adjacent said chip; electrically connecting respective ones of the leads to respective ones of the bonding pads on the chip by conductive bonding wires therebetween; coating the entire length of each of said wires, said pads, and that portion of the respective leads to which said wires are connected with a dielectric material having a Young's modulus in the range of about 10 psi to about 500 psi.
Claim 2
Independent Claim
109 words
A method of forming a semiconductor package comprising the steps of: providing a semiconductor chip having first and second major surfaces with input and output bonding pads on the first major surface; providing a lead frame having a plurality of leads adjacent said chip; electrically connecting respective ones of the leads to respective ones of the bonding pads on the chip by conductive bonding wires therebetween; coating the entire length of each of said wires, said pads, and that portion of the respective leads to which said wires are connected with a dielectric material having a Young's modulus in the range of about 10 psi to about 500 psi.
Claim 3
Independent Claim
146 words
A method of forming a semiconductor package comprising the steps of: securing an electrically insulating layer on a major surface of a semiconductor chip having input and output bonding pads on the major surface; securing a lead frame having a plurality of leads on the insulating layer; electrically connecting respective ones of the leads to respective ones of the bonding pads on the chip by conductive bonding wires therebetween applying a stress buffer, comprising a dielectric material having a Young's modulus in the range of about 10 psi to 500 psi, a glass transition temperature of at least as low as -40° C., and a coefficient of thermal expansion in the range of 0 ppm/° F. to 1000 ppm/° F. around the entire length of each of said wires, over said pads, and over that portion of the respective leads to which said wires are connected.
Claim 4
Independent Claim
146 words
A method of forming a semiconductor package comprising the steps of: securing an electrically insulating layer on a major surface of a semiconductor chip having input and output bonding pads on the major surface; securing a lead frame having a plurality of leads on the insulating layer; electrically connecting respective ones of the leads to respective ones of the bonding pads on the chip by conductive bonding wires therebetween applying a stress buffer, comprising a dielectric material having a Young's modulus in the range of about 10 psi to 500 psi, a glass transition temperature of at least as low as -40° C., and a coefficient of thermal expansion in the range of 0 ppm/° F. to 1000 ppm/° F. around the entire length of each of said wires, over said pads, and over that portion of the respective leads to which said wires are connected.
Claim 5
Dependent Claim
12 words
The method of claim 1 wherein the dielectric material comprises a silicone.
Claim 6
Dependent Claim
20 words
The method of claim 1 wherein the dielectric material comprises a silicone having a Young's modulus of about 25 psi.
Claim 7
Dependent Claim
22 words
The method of claim 1 wherein the vertical loop height of the bonding wires is at least as short as 0.015 inches.
Claim 8
Dependent Claim
12 words
The method of claim 2 wherein the dielectric material comprises a silicone.
Claim 9
Dependent Claim
20 words
The method of claim 2 wherein the dielectric material comprises a silicone having a Young's modulus of about 25 psi.
Claim 10
Dependent Claim
22 words
The method of claim 2 wherein the vertical loop height of the bonding wires is at least as short as 0.015 inches.
References Cited (Backward Citations)
US4933744A
Cited
US4984059A
Cited
US4746392A
Cited
US5049435A
Cited
US4862245A
Cited
US4935086A
Cited
US4788583A
Cited
US4974057A
Cited
US4962415A
Cited
US5045918A
Cited
US5219795A
Cited
US5006402A
Cited
US5087479A
Cited
US5047834A
Cited
US5097317A
Cited
US4965654A
Cited
US5227663A
Cited
US5173766A
Cited
EP0489349A1
Cited
US5151559A
Cited
US5086018A
Cited
US5386342A
Cited
US5399805A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-17 | 2000-06-17 | 2000-12-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-17 | 2004-06-17 | 2004-12-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-17 | 2008-06-17 | 2008-12-17 | $7700.00 | Window Closed / Lapsed |