Patent US3075174A successfully refreshed from Google Patents.
Patent US5525932A successfully refreshed from Google Patents.
US5525932A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Lock indicator for phase locked loop circuit
Assignee: International Business Machines Corp
•
Filing: 1994-08-31
•
Granted: 1996-06-11
•
Expires: 2014-08-31
Abstract
Abstract A phase locked loop circuit which includes a phase/frequency detector which uses a divider circuit and feedback from a clock distribution tree to generate INC and DEC pulses which have no "dead zone" is provided. A pair of charge pumps receives the INC and DEC pulses. One charge pump is a differential pump and has a voltage controlled common mode feedback circuit to maintain a common mode controlled voltage. A differential current is outputted to a loop filter capacitor by this charge pump. The other charge pump is a single-ended output pump which supplies current to a current controlled oscillator which also receives input from a voltage to current converter. The current controlled oscillator includes a variable resistance load which varies inversely with the magnitude of the input current. A jitter control circuit is provided which reduces jitter in the current controlled oscillator output in the locked phase. Also, a lock indicator is provided which is time independent, and provides a lock indication when the loop enters the locked condition.
Inventors
- 👤 Ram Kelkar
- 👤 Iiya I. Novof
- 👤 Stephen D. Wyatt
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 12:18
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/095; H03L7/089; H03L7/0891; H03L7/0893; H03L7/0895; H03L7/0896; Y; Y10; Y10S; Y10S331/00; Y10S331/02
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
183 words
A phase locked loop circuit comprising; a phase/frequency detector to compare the difference in the phase/frequency of an input clock reference signal with a circuit output signal and which provides as output increment and decrement pulses, a charge pump coupled to said phase/frequency detector, a loop filter capacitor coupled to said charge pump, said loop filter capacitor being coupled to a current controlled oscillator having a current input, the output of said current controlled oscillator providing an output frequency responsive to the current input of the current controlled oscillator, a phase lock indicator to indicate a locked condition of the phase locked loop circuit, including: a) a detection circuit to detect said increment and decrement pulses from said phase/frequency detector and generate an actuating signal responsive to a given difference in widths of the increment and decrement pulses, and b) a first counter connected to said input clock reference signal and said detection circuit and configured to count input clock cycles and generate an output lock signal if an actuating signal is not detected within a first selected number of input clock cycles.
Claim 2
Dependent Claim
183 words
A phase locked loop circuit comprising; a phase/frequency detector to compare the difference in the phase/frequency of an input clock reference signal with a circuit output signal and which provides as output increment and decrement pulses, a charge pump coupled to said phase/frequency detector, a loop filter capacitor coupled to said charge pump, said loop filter capacitor being coupled to a current controlled oscillator having a current input, the output of said current controlled oscillator providing an output frequency responsive to the current input of the current controlled oscillator, a phase lock indicator to indicate a locked condition of the phase locked loop circuit, including: a) a detection circuit to detect said increment and decrement pulses from said phase/frequency detector and generate an actuating signal responsive to a given difference in widths of the increment and decrement pulses, and b) a first counter connected to said input clock reference signal and said detection circuit and configured to count input clock cycles and generate an output lock signal if an actuating signal is not detected within a first selected number of input clock cycles.
Claim 3
Dependent Claim
27 words
The circuit of claim 1 further characterized by a latch connected to said first counter to latch in a first latched condition responsive to said lock signal.
Claim 4
Dependent Claim
55 words
The circuit of claim 1 further characterized by a second counter connected to said input clock reference signal and to said first counter and configured to generate an unlock signal responsive to the absence of a lock signal being generated by said first counter in a second given number of cycles of said input clock.
Claim 5
Dependent Claim
39 words
The circuit of claim 3 wherein a latch is connected to said first and second counter and is latched in a first latched position responsive to a lock signal and a second latched position responsive to an unlock signal.
Claim 6
Dependent Claim
144 words
In a phase locked loop circuit having a phase/frequency detector which receives an input clock reference signal and a circuit output signal and which compares the phase/frequency of said input clock reference signal and the circuit output signal and outputs increment and decrement pulses the width of which is a function of any phase difference between said input clock reference signal and the circuit output signal, a phase lock indicator comprising: a. a circuit for detecting the difference in the widths of said increment and decrement pulses and outputting an actuating pulse responsive to the detection of a given difference in the widths of said increment and decrement pulses; b. an input for receiving the input clock reference signal; and c. a circuit for providing a lock signal responsive to the absence of any actuating pulses during a predetermined number of reference clock cycles.
Claim 7
Dependent Claim
144 words
In a phase locked loop circuit having a phase/frequency detector which receives an input clock reference signal and a circuit output signal and which compares the phase/frequency of said input clock reference signal and the circuit output signal and outputs increment and decrement pulses the width of which is a function of any phase difference between said input clock reference signal and the circuit output signal, a phase lock indicator comprising: a. a circuit for detecting the difference in the widths of said increment and decrement pulses and outputting an actuating pulse responsive to the detection of a given difference in the widths of said increment and decrement pulses; b. an input for receiving the input clock reference signal; and c. a circuit for providing a lock signal responsive to the absence of any actuating pulses during a predetermined number of reference clock cycles.
Claim 8
Dependent Claim
36 words
A circuit according to claim 5 wherein a second circuit is provided to generate an unlock signal responsive to the lack of a lock signal being generated within a second predetermined number of reference clock cycles.
Claim 9
Dependent Claim
35 words
A circuit as defined in claim 6 wherein a latch is provided and is latched in a first latched position responsive to a lock signal and a second latched position responsive to an unlock signal.
Claim 10
Dependent Claim
130 words
In a phase locked loop circuit having a phase/frequency detector which receives as inputs a clock reference signal and a circuit output signal, and which compares the phase/frequency of input clock signals to the circuit output signal, which phase/frequency detector outputs increment and decrement pulses having widths responsive to a difference in the phases of the reference clock signal and the circuit output signal, a method of determining a locked condition indication comprising the steps of: comparing the widths of the increment and decrement pulses, generating an actuating pulse signal responsive to a difference in the widths of the increment and decrement pulses at least equal to a given value; and generating a lock signal if no actuating pulse signals are detected within a predetermined number of reference clock cycles.
Claim 11
Dependent Claim
130 words
In a phase locked loop circuit having a phase/frequency detector which receives as inputs a clock reference signal and a circuit output signal, and which compares the phase/frequency of input clock signals to the circuit output signal, which phase/frequency detector outputs increment and decrement pulses having widths responsive to a difference in the phases of the reference clock signal and the circuit output signal, a method of determining a locked condition indication comprising the steps of: comparing the widths of the increment and decrement pulses, generating an actuating pulse signal responsive to a difference in the widths of the increment and decrement pulses at least equal to a given value; and generating a lock signal if no actuating pulse signals are detected within a predetermined number of reference clock cycles.
Claim 12
Dependent Claim
28 words
The method according to claim 8 characterized by generating an unlocking signal if a lock signal is not generated within a second predetermined number of reference clock cycles.
Claim 13
Dependent Claim
35 words
The method of claim 9 further characterized by providing a latch, and latching the latch in a first latched condition responsive to the lock signal and a second latched condition responsive to an unlock signal.
References Cited (Backward Citations)
US4074205A
Cited
US4271434A
Cited
US4276512A
Cited
US4322643A
Cited
US4577121A
Cited
US4748346A
Cited
US4628461A
Cited
US4580107A
Cited
US4668918A
Cited
US4633193A
Cited
US4754225A
Cited
US4847519A
Cited
US4942370A
Cited
US4875108A
Cited
US4876519A
Cited
US4959618A
Cited
US5029282A
Cited
US4893094A
Cited
US5072134A
Cited
US5072134B1
Cited
US5095288A
Cited
US5065115A
Cited
US5180993A
Cited
US5015970A
Cited
US5241700A
Cited
US5220294A
Cited
US5257286A
Cited
US5081427A
Cited
US5068625A
Cited
US5095287A
Cited
US5128632A
Cited
US5206550A
Cited
US5319320A
Cited
US5142247A
Cited
US5126690A
Cited
US5208546A
Cited
US5180928A
Cited
US5332978A
Cited
US5166641A
Cited
US5233314A
Cited
US5285173A
Cited
US5315270A
Cited
US5304957A
Cited
US5304955A
Cited
US5334951A
Cited
US5304952A
Cited
US5399995A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-06-11 | 1999-12-11 | 2000-06-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-06-11 | 2003-12-11 | 2004-06-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-06-11 | 2007-12-11 | 2008-06-11 | $7700.00 | Window Closed / Lapsed |