US5065115A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital phase-locked loop
Assignee: Trident Microsystems Far East Ltd Cayman Islands
•
Filing: 1990-11-20
•
Granted: 1991-11-12
•
Expires: 2010-11-20
Abstract
Abstract A digital phase-locked loop comprises a phase comparator, a controllable oscillator whose output signal is compared with an input signal in the phase comparator, and a loop filter preceding the oscillator. The filter comprises a clocked input register for storing the last phase-measuring value of the phase comparator, and an integrator which comprises a clocked register whose output signal is fed back to the register input. When the input signal of the phase comparator is absent or disturbed, a switching signal is generated which immediately erases the input register in the loop filter and after whose appearance the register in the integrator of the loop filter is reset to zero within a limited number of clock cycles.
Inventors
- 👤 Gerhard Pletz-Kirsch
- 👤 Jurgen Lenth
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 13:25
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/14; H03L7/146; H03L7/085; H03L7/093
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
130 words
A digital phase-locked loop comprising: a phase comparator, a controllable oscillator whose output signal is compared with an input signal in the phase comparator, a loop filter preceding the oscillator, which filter comprises a clocked input register for storing the last phase-measuring value of the phase comparator, and an integrator which comprises a clocked further register whose output signal is fed back to the further register input, characterized in that in the absence of the input signal of the phase comparator or in the case of a disturbed input signal a switching signal is generated which immediately erases the input register in the loop filter and which, after its appearance, resets the further register in the integrator of the loop filter to zero within a limited number of clock cycles.
Claim 2
Dependent Claim
130 words
A digital phase-locked loop comprising: a phase comparator, a controllable oscillator whose output signal is compared with an input signal in the phase comparator, a loop filter preceding the oscillator, which filter comprises a clocked input register for storing the last phase-measuring value of the phase comparator, and an integrator which comprises a clocked further register whose output signal is fed back to the further register input, characterized in that in the absence of the input signal of the phase comparator or in the case of a disturbed input signal a switching signal is generated which immediately erases the input register in the loop filter and which, after its appearance, resets the further register in the integrator of the loop filter to zero within a limited number of clock cycles.
Claim 3
Dependent Claim
23 words
A digital phase-locked loop as claimed in claim 1, characterized in that the switching signal immediately erases the further register in the integrator.
Claim 4
Dependent Claim
49 words
A digital phase-locked loop as claimed in claim 1, characterized in that from the instant of appearance of the switching signal the output signal of the further register in the integrator is fed back to the further register input via a multiplier which provides multiplication by a negative factor.
Claim 5
Dependent Claim
120 words
A digital phase-locked loop as claimed in claim 3, characterized in that the further register in the integrator is preceded by an adder to which the output signal of the further register and the output signal of a multiplexer are applied, which multiplexer has a first input to which the signal to be integrated is applied, and a second input to which is applied the output signal of the integrator multiplied in the multiplier by a negative factor which is smaller than -1, and in that the output of the multiplexer conveys the signal applied to its second input during the period when the switching signal is generated and conveys the signal applied to its first input during other periods.
Claim 6
Dependent Claim
92 words
A digital phase-locked loop as claimed in claim 1 wherein said loop filter comprises the input register, a first multiplier and a first adder coupled in cascade between an output of the phase comparator and an input of the controllable oscillator, and wherein said integrator comprises a second multiplier, a second adder and said further register coupled in cascade between an output of the input register and an input of the first adder, and wherein the output signal of the further register is fed back to its input via said second adder.
Claim 7
Dependent Claim
23 words
A digital phase-locked loop as claimed in claim 5 wherein a clock signal is applied to said input register and said further register.
Claim 8
Dependent Claim
104 words
A digital phase-locked loop as claimed in claim 1 wherein said integrator comprises a first multiplier, a switching device, an adder and said further register coupled in cascade between an output of the input register and an input of the controllable oscillator, said digital phase locked loop further comprising a second multiplier coupled between an output of the further register and an input of the switching device, said switching device being controlled by the switching signal to pass an output signal of the second multiplier when the switching signal is generated and to pass an output signal of the first multiplier at other times.
Claim 9
Dependent Claim
38 words
A digital phase-locked loop as claimed in claim 7 wherein said loop filter comprises the input register and a third multiplier coupled in cascade between an output of the phase comparator and the input of the controllable oscillator.
Claim 10
Dependent Claim
51 words
A digital phase-locked loop as claimed in claim 7 wherein the second multiplier multiplies its input signal by a negative factor and said further register is clocked by a clock signal whereby the contents of the further register are reduced as a function of said negative factor at each clock signal.
Claim 11
Dependent Claim
35 words
A digital phase-locked loop as claimed in claim 1 wherein said integrator comprises means including said further register for resetting said further register to zero in a plurality of steps synchronized with a clock signal.
References Cited (Backward Citations)
US3882412A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-11-11 | 1995-05-13 | 1995-11-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-11-11 | 1999-05-13 | 1999-11-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-11-11 | 2003-05-13 | 2003-11-12 | $7700.00 | Window Closed / Lapsed |