US5287512A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Computer memory system and method for cleaning data elements
Assignee: NCR Voyix Corp
•
Filing: 1990-08-06
•
Granted: 1994-02-15
•
Expires: 2010-08-06
Abstract
Abstract A method for cleaning data elements in a memory system accessible by a bus master. A first data element is transferred between the bus master and a fast memory while writing the first element to a dirty element register within the memory system. The first element is then cleaned by writing it from the register to a slow memory within the system without delaying memory access requests for the fast memory.
Inventors
- 👤 Jackson L. Ellis
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 12:12
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0804
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
103 words
A method for cleaning data elements in a memory system including a bus master, a system memory accessible by the bus master through a system bus connected therebetween, and a cache and a register connected to said bus, said method comprising the steps of: transferring a first data element between said bus master and cache while writing said first element to said register; writing said first data element from said register to said system memory without delaying memory access requests for said system memory; and notifying said cache that said first data element has been written from said register to said system memory.
Claim 2
Independent Claim
103 words
A method for cleaning data elements in a memory system including a bus master, a system memory accessible by the bus master through a system bus connected therebetween, and a cache and a register connected to said bus, said method comprising the steps of: transferring a first data element between said bus master and cache while writing said first element to said register; writing said first data element from said register to said system memory without delaying memory access requests for said system memory; and notifying said cache that said first data element has been written from said register to said system memory.
Claim 3
Dependent Claim
20 words
The method of claim 1 wherein said transferring includes writing said first element from said bus master to said cache.
Claim 4
Dependent Claim
20 words
The method of claim 2 further comprising: setting a dirty element flag for said element when written to said cache.
Claim 5
Dependent Claim
24 words
The method of claim 3 further comprising: removing said dirty element flag when said element is written from said register to said system memory.
Claim 6
Independent Claim
138 words
A method for cleaning data elements in a memory system including a bus master, a system memory accessible by the bus master through a system bus connected therebetween, and a cache and a register connected to said bus, said method comprising the steps of: transferring a first data element between said bus master and cache while writing said first element to said register, wherein said transferring includes writing said first element from said bus master to said cache; writing a second element to said cache while overwriting said first element in said register with said second element; reading said first element from said cache while overwriting said second element in said register with said first element; and writing said first data element from said register to said system memory without delaying memory access requests for said system memory.
Claim 7
Independent Claim
138 words
A method for cleaning data elements in a memory system including a bus master, a system memory accessible by the bus master through a system bus connected therebetween, and a cache and a register connected to said bus, said method comprising the steps of: transferring a first data element between said bus master and cache while writing said first element to said register, wherein said transferring includes writing said first element from said bus master to said cache; writing a second element to said cache while overwriting said first element in said register with said second element; reading said first element from said cache while overwriting said second element in said register with said first element; and writing said first data element from said register to said system memory without delaying memory access requests for said system memory.
Claim 8
Independent Claim
118 words
A method for cleaning data elements in a memory system including a bus master, a system memory accessible by the bus master through a system bus connected therebetween, and a cache and a register connected to said bus, said method comprising the steps of: transferring a first data element between said bus master and cache while writing said first element to said register, wherein said transferring includes writing said first element from said bus master to said cache; and monitoring said bus for an open cycle indicating said bus is inactive and writing said first data element from said register to said system memory during said open cycle and without delaying memory access requests for said system memory.
Claim 9
Independent Claim
118 words
A method for cleaning data elements in a memory system including a bus master, a system memory accessible by the bus master through a system bus connected therebetween, and a cache and a register connected to said bus, said method comprising the steps of: transferring a first data element between said bus master and cache while writing said first element to said register, wherein said transferring includes writing said first element from said bus master to said cache; and monitoring said bus for an open cycle indicating said bus is inactive and writing said first data element from said register to said system memory during said open cycle and without delaying memory access requests for said system memory.
Claim 10
Independent Claim
117 words
A method for cleaning data elements in a memory system accessible by a bus master, said memory system having a fast memory, a slow memory and dirty element register connected by a bus, comprising: writing a first data element from said bus master to fast memory while writing said first data element to said register; setting a dirty element flag for said first data element when written to said fast memory; monitoring said bus for an open cycle indicating said bus is inactive; writing said first data element from said register to said slow memory during said open cycle; and removing said flag when said first data element is written from said register to said slow memory.
Claim 11
Independent Claim
117 words
A method for cleaning data elements in a memory system accessible by a bus master, said memory system having a fast memory, a slow memory and dirty element register connected by a bus, comprising: writing a first data element from said bus master to fast memory while writing said first data element to said register; setting a dirty element flag for said first data element when written to said fast memory; monitoring said bus for an open cycle indicating said bus is inactive; writing said first data element from said register to said slow memory during said open cycle; and removing said flag when said first data element is written from said register to said slow memory.
Claim 12
Independent Claim
126 words
A method for cleaning data elements in a memory system accessible by a bus master, said memory system having a fast memory, a slow memory and dirty element register connected by a bus, comprising: writing a first data element from said bus master to fast memory while writing said element to said register; writing a second data element from said bus master to said fast memory while overwriting said first element in said register with said second element; reading said first element from said fast memory while overwriting said second element in said register with said first element; monitoring said bus for an open cycle indicating said bus is inactive; and writing said first element from said register to said slow memory during said open cycle.
Claim 13
Independent Claim
126 words
A method for cleaning data elements in a memory system accessible by a bus master, said memory system having a fast memory, a slow memory and dirty element register connected by a bus, comprising: writing a first data element from said bus master to fast memory while writing said element to said register; writing a second data element from said bus master to said fast memory while overwriting said first element in said register with said second element; reading said first element from said fast memory while overwriting said second element in said register with said first element; monitoring said bus for an open cycle indicating said bus is inactive; and writing said first element from said register to said slow memory during said open cycle.
Claim 14
Dependent Claim
80 words
A high performance computer memory system comprising: a system memory for storing data elements accessible by a bus master; a bus connecting said memory with said bus master for transferring data elements; a cache connected to said bus; and a register connected to said bus for holding a dirty data element transferred between said cache and bus master; wherein said register is connected to said bus so that said dirty data element is transferred to said register from said bus.
Claim 15
Dependent Claim
80 words
A high performance computer memory system comprising: a system memory for storing data elements accessible by a bus master; a bus connecting said memory with said bus master for transferring data elements; a cache connected to said bus; and a register connected to said bus for holding a dirty data element transferred between said cache and bus master; wherein said register is connected to said bus so that said dirty data element is transferred to said register from said bus.
Claim 16
Dependent Claim
45 words
The system of claim 9 further comprising: means for isolating said bus, register and system memory from said cache and bus master so that said dirty data element may be written from said register to system memory without delaying memory access requests for said cache.
Claim 17
Dependent Claim
40 words
The system of claim 10 further comprising; a second bus for transferring address information and selected control signals from said bus master directly to said cache without interfering with the writing of said dirty data element to said system memory.
References Cited (Backward Citations)
US3781812A
Cited
US3984818A
Cited
US4150364A
Cited
US4157586A
Cited
US4168541A
Cited
US4467443A
Cited
US4315312A
Cited
US4445172A
Cited
US4439829A
Cited
US4631668A
Cited
US4527238A
Cited
US4858111A
Cited
US4680701A
Cited
US4630195A
Cited
US4577293A
Cited
US4942518A
Cited
US4797813A
Cited
US5091846A
Cited
US5019971A
Cited
US5123099A
Cited
US4926317A
Cited
EP0310446A2
Cited
US5023776A
Cited
US5034885A
Cited
US5146603A
Cited
US5058006A
Cited
US5043886A
Cited
US5146573A
Cited
EP0379769A2
Cited
US4995041A
Cited
US5119485A
Cited
US5155824A
Cited
US5075846A
Cited
US5073851A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-14 | 1997-08-16 | 1998-02-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-14 | 2001-08-16 | 2002-02-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-14 | 2005-08-16 | 2006-02-15 | $7700.00 | Window Closed / Lapsed |