US4467443A — Bit addressable variable length memory system

Claim 1

Independent Claim 348 words

A memory system for reading variable length fields therefrom and for writing variable length fields thereto; each of said fields being addressable by the combination of a word address, a bit address, and a field length; said memory system being comprised of: word address translation means for translating said word address into first and second addresses representative of said word address; a first array of read/write memory cells coupled to receive said first address for addressing a group of N cells therein where N is the maximum length of said field, and a second array of read/write memory cells coupled to receive said second address for also addressing the cells therein in groups of N; each of said arrays having N enable inputs for receiving respective enable signals that selectively enable the individual cells in an addressed group to be read from and written into, having N data outputs for generating thereon the bits from only said selectively enabled cells, and having N data inputs for writing data therefrom into only said selectively enabled cells; enable control means having 2N enable outputs respectively connected to said enable inputs of said memory arrays for translating said bit address and field length into said enable signals on said enable outputs such that during a read or write operation, the total number of cells that are enabled to be read from and written into equals said field length, and the subset of said 2N enable outputs on which said enable signals are generated is representative of said bit address; an N bit shifter means coupled to said arrays for shifting output data read from said enabled cells and for shifting input data to be written to said enabled cells in a circular fashion by a selectable amount in response to shift control signals; and shift control means for translating said bit address into said shift control signals such that they direct said shifter means to right justify the data on said data outputs of said enabled cells and realign right justified input data to the data inputs of said enabled cells.

Claim 2

Dependent Claim 348 words

A memory system for reading variable length fields therefrom and for writing variable length fields thereto; each of said fields being addressable by the combination of a word address, a bit address, and a field length; said memory system being comprised of: word address translation means for translating said word address into first and second addresses representative of said word address; a first array of read/write memory cells coupled to receive said first address for addressing a group of N cells therein where N is the maximum length of said field, and a second array of read/write memory cells coupled to receive said second address for also addressing the cells therein in groups of N; each of said arrays having N enable inputs for receiving respective enable signals that selectively enable the individual cells in an addressed group to be read from and written into, having N data outputs for generating thereon the bits from only said selectively enabled cells, and having N data inputs for writing data therefrom into only said selectively enabled cells; enable control means having 2N enable outputs respectively connected to said enable inputs of said memory arrays for translating said bit address and field length into said enable signals on said enable outputs such that during a read or write operation, the total number of cells that are enabled to be read from and written into equals said field length, and the subset of said 2N enable outputs on which said enable signals are generated is representative of said bit address; an N bit shifter means coupled to said arrays for shifting output data read from said enabled cells and for shifting input data to be written to said enabled cells in a circular fashion by a selectable amount in response to shift control signals; and shift control means for translating said bit address into said shift control signals such that they direct said shifter means to right justify the data on said data outputs of said enabled cells and realign right justified input data to the data inputs of said enabled cells.

Claim 3

Dependent Claim 37 words

A memory system according to claim 1 wherein said first and second arrays of memory cells are comprised of a plurality of read/write memory chips with each of said chips containing a plurality of one bit words.

Claim 4

Dependent Claim 65 words

A memory system according to claim 1 wherein said word address translation means forms said first address equal to said word address divided by two when said word address is even, forms said first address equal to said word address divided by two plus one when said word address is odd, and always forms said second address equal to said word address divided by two.

Claim 5

Dependent Claim 65 words

A memory system according to claim 1 wherein said word address translation means forms said second address equal to said word address divided by two when said word address is odd, forms said second address equal to said word address divided by two minus one when said word address is odd, and always forms said first address equal to said word address divided by two.

Claim 6

Dependent Claim 27 words

A memory system according to claim 1 wherein said enable control means and said shift control means are comprised of a plurality of read only memory chips.

Claim 7

Dependent Claim 257 words

A memory system for reading variable length fields therefrom and for writing variable length fields thereto; each of said fields being addressable by the combination of a word address, a bit address, and a field length; said memory system being comprised of: word address translation means for translating said word address into first and second addresses representative of said word address; a first array of read/write memory cells coupled to receive said first address for addressing the cells therein in groups of N where N is the maximum length of said field, and a second array of memory cells coupled to receive said second address for also addressing the cells therein in groups of N; each of said arrays having N enable inputs for receiving respective enable signals that selectively enable the individual cells of the addressed group to be read from and written into, having N data outputs for generating thereon the bits from only said selectively enabled cells, and having N data inputs for writing data therefrom into only said selectively enabled cells; enable control means having 2N enable outputs respectively connected to said enable inputs of said memory arrays for translating said bit address and field length into said enable signals on said enable outputs such that during a read or write operation, the total number of enabled cells equals the number of enable signals generated which in turn equals said field length, and the subset of said 2N enable outputs on which said enable signals are generated is representative of said bit address.

Claim 8

Dependent Claim 257 words

A memory system for reading variable length fields therefrom and for writing variable length fields thereto; each of said fields being addressable by the combination of a word address, a bit address, and a field length; said memory system being comprised of: word address translation means for translating said word address into first and second addresses representative of said word address; a first array of read/write memory cells coupled to receive said first address for addressing the cells therein in groups of N where N is the maximum length of said field, and a second array of memory cells coupled to receive said second address for also addressing the cells therein in groups of N; each of said arrays having N enable inputs for receiving respective enable signals that selectively enable the individual cells of the addressed group to be read from and written into, having N data outputs for generating thereon the bits from only said selectively enabled cells, and having N data inputs for writing data therefrom into only said selectively enabled cells; enable control means having 2N enable outputs respectively connected to said enable inputs of said memory arrays for translating said bit address and field length into said enable signals on said enable outputs such that during a read or write operation, the total number of enabled cells equals the number of enable signals generated which in turn equals said field length, and the subset of said 2N enable outputs on which said enable signals are generated is representative of said bit address.

Claim 9

Dependent Claim 36 words

A memory system according to claim 6 wherein said first and second arrays of memory cells are comprised of a plurality of memory chips with each of said chips containing a plurality of one bit words.

Claim 10

Dependent Claim 65 words

A memory system according to claim 6 wherein said word address translation means forms said first address equal to said word address divided by two when said word address is even, forms said first address equal to said word address divided by two plus one when said word address is odd, and always forms said second address equal to said word address divided by two.

Claim 11

Dependent Claim 65 words

A memory system according to claim 6 wherein said word address translation means forms said second address equal to said word address divided by two when said word address is odd, forms said second address equal to said word address divided by two minus one when said word address is odd, and always forms said first address equal to said word address divided by two.

Claim 12

Dependent Claim 22 words

A memory system according to claim 6 wherein said enable control means is comprised of a plurality of read only memory chips.

Claim 13

Dependent Claim 175 words

A memory system for reading variable length fields therefrom and for writing variable length fields thereto; each of said fields being addressable by the combination of a word address, a bit address, and a field length; said memory system being comprised of: first and second memory arrays with memory cells in each array which are addressed in groups of N where N is the maximum length of said field; each of the said arrays having N enable inputs for receiving respective enable signals which selectively enable the individual cells in the addressed group that are to be read from and written into; and an enable control means coupled to said arrays for translating said bit address and field length into said enable signals such that during a read or write operation, the total number of cells that are enabled to be read from and written into by the enable signals equals the field length, and the subset of said 2N enable outputs on which said enable signals are generated is representative of said bit address.

Claim 14

Dependent Claim 175 words

A memory system for reading variable length fields therefrom and for writing variable length fields thereto; each of said fields being addressable by the combination of a word address, a bit address, and a field length; said memory system being comprised of: first and second memory arrays with memory cells in each array which are addressed in groups of N where N is the maximum length of said field; each of the said arrays having N enable inputs for receiving respective enable signals which selectively enable the individual cells in the addressed group that are to be read from and written into; and an enable control means coupled to said arrays for translating said bit address and field length into said enable signals such that during a read or write operation, the total number of cells that are enabled to be read from and written into by the enable signals equals the field length, and the subset of said 2N enable outputs on which said enable signals are generated is representative of said bit address.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1987-08-21	1988-02-20	1988-08-21	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1991-08-21	1992-02-20	1992-08-21	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1995-08-21	1996-02-20	1996-08-21	$7700.00	Window Closed / Lapsed

Bit addressable variable length memory system

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag