US5146573A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Single chip cache with partial-write circuit for transferring a preselected portion of data between memory and buffer register
Assignee: Hitachi Ltd
•
Filing: 1989-10-25
•
Granted: 1992-09-08
•
Expires: 2009-10-25
Abstract
Abstract In a cache memory setup, a buffer register is provided to accommodate the data read from a data memory. Between the buffer register and the data memory is connected a selector. This selector selectively transfers to the buffer register part of the data read from the data memory. The remaining part of the data is replaced with appropriate data for transfer to the buffer register. This arrangement provides the cache memory with a partial-write function.
Inventors
- 👤 Katsuyuki Sato
- 👤 Tadahiko Nishimukai
- 👤 Kunio Uchiyama
- 👤 Hirokazu Aoki
- 👤 Susumu Hatano
- 👤 Kanji Oishi
- 👤 Hiroshi Fukuta
- 👤 Takashi Kikuchi
- 👤 Yasuhiko Saigou
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 13:25
CPC Classifications
G; G11; G11C; G11C7/00; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4096; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0804
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
148 words
A single semiconductor chip cache buffer storage device comprising: directory memory means for storing an address tag, said directory memory means being integrally formed on a common substrate; data memory means for storing first data which corresponds to said address tag stored in said directory memory means, said data memory means being integrally formed on said common substrate; buffer register means for holding second data, said buffer register means being integrally formed on said common substrate; and, selector means, electrically connected between said data memory means and said buffer register means and integrally formed on said common substrate, for selectively transferring a part of said first data from said data memory means to said buffer register means, said selector means comprising data replacement means for replacing a preselected portion of the first data from said data memory means with replacement data for transfer to said buffer register means.
Claim 2
Dependent Claim
148 words
A single semiconductor chip cache buffer storage device comprising: directory memory means for storing an address tag, said directory memory means being integrally formed on a common substrate; data memory means for storing first data which corresponds to said address tag stored in said directory memory means, said data memory means being integrally formed on said common substrate; buffer register means for holding second data, said buffer register means being integrally formed on said common substrate; and, selector means, electrically connected between said data memory means and said buffer register means and integrally formed on said common substrate, for selectively transferring a part of said first data from said data memory means to said buffer register means, said selector means comprising data replacement means for replacing a preselected portion of the first data from said data memory means with replacement data for transfer to said buffer register means.
Claim 3
Dependent Claim
74 words
The buffer storage device according to claim 1, wherein said data memory means includes a plurality of data lines each of which is coupled to a plurality of memory cells, and wherein said selector means includes write means for forming said replacement data and first switching means coupled between said write means and said plurality of data lines for selectively providing said replacement data to predetermined data lines of said plurality of data lines.
Claim 4
Dependent Claim
40 words
The buffer storage device according to claim 2, wherein said selector means includes second switching means coupled between said write means and said buffer register means for providing said replacement data to a preselected portion of said buffer register means.
Claim 5
Dependent Claim
45 words
The buffer storage device according to claim 3, wherein said selector means includes third switching means coupled between said plurality of data lines and said buffer register means for providing said part of said first data from said memory means to said buffer register means.
Claim 6
Dependent Claim
20 words
The buffer storage device according to claim 4, wherein each of said memory cells is a dynamic type memory cell.
Claim 7
Dependent Claim
47 words
The buffer storage device according to claim 5, further comprising internal data bus means for transferring said part of said first data and said replacement data, held in said buffer register means as said second data, simultaneously to an associated peripheral apparatus outside said buffer storage device.
Claim 8
Dependent Claim
20 words
The buffer storage device according to claim 2, wherein each of said memory cells is a dynamic type memory cell.
Claim 9
Dependent Claim
43 words
The buffer storage device according to claim 1, further comprising internal data bus means for transferring said part of said first data and the replacement data held in said buffer register means simultaneously to an associated peripheral apparatus outside said buffer storage device.
References Cited (Backward Citations)
US3820078A
Cited
US3938097A
Cited
US4268907A
Cited
US4370710A
Cited
US4493026A
Cited
US4920478A
Cited
US4797813A
Cited
US4914582A
Cited
US4833642A
Cited
US4905188A
Cited
US4970643A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-09-08 | 1996-03-09 | 1996-09-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-09-08 | 2000-03-09 | 2000-09-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-09-08 | 2004-03-09 | 2004-09-08 | $7700.00 | Window Closed / Lapsed |